The Datasheet Archive

Top Results (6)

Part ECAD Model Manufacturer Description Datasheet Download Buy Part
CUZ30V CUZ30V ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 30 V, USC
CUZ20V CUZ20V ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 20 V, USC
CEZ6V2 CEZ6V2 ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 6.2 V, ESC
CUZ6V8 CUZ6V8 ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 6.8 V, USC
CUZ12V CUZ12V ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 12 V, USC
MUZ5V6 MUZ5V6 ECAD Model Toshiba Electronic Devices & Storage Corporation Zener Diode, 5.6 V, USM

1OE2 diode Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2001 - Not Available

Abstract: No abstract text available
Text: separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1and 1OE2 or , inputs and outputs 1 2001-10-16 TC74VCXH16827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 , 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 1OE2 1Y1 1Y2 GND 1Y3 1Y4 , : Don't care Z: High impedance System Diagram 1 1OE1 1OE2 56 1A1 55 2 1Y1 To , voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output diode current Output current Power


Original
PDF TC74VCXH16827FT TC74VCXH16827FT 20-Bit 10-bit
2007 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 , 8 9 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 1OE2 1A1 1A2 GND EN1 EN2 1 1 2 3 5 6 8 9 , H X X Output Y L H Z Z X: Don't care Z: High impedance System Diagram 1OE1 1OE2 1A1 1 56 , output voltage VOUT -0.5 to VCC + 0.5 V (Note 3) Input diode current Output diode current DC


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
2001 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 , 31 30 29 1OE2 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1A1 1A2 GND 1A3 1A4 VCC 1A5 1A6 1A7 GND 1A8 , 1OE2 56 1A1 55 2 1Y1 To nine other channels 2OE1 28 2OE2 29 2A1 42 , (Note 1) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output diode current DC


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
2007 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2 OE1 and 2 OE2 , view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 44 43 42 41 40 38 37 , 51 50 49 48 47 46 45 44 43 42 1OE2 1A1 1A2 GND EN1 EN2 1 1 2 3 5 6 8 9 10 12 13 14 15 16 17 , L H Z Z X: Don't care Z: High impedance System Diagram 1OE1 1OE2 1A1 1 56 55 2 1Y1 To , output voltage Input diode current Output diode current DC output current Power dissipation DC VCC/ground


Original
PDF TC74VCX162827FT 20-Bit TC74VCX162827FT 10-bit
2007 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2 OE1 and 2 OE2 , TC74VCX162827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 , 5 6 7 8 9 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 1OE2 1A1 1A2 GND EN1 EN2 1 1 2 3 5 , L H X X Outputs Y L H Z Z X: Don't care Z: High impedance System Diagram 1OE1 1OE2 1A1 1 , DC output voltage VOUT -0.5 to VCC + 0.5 V (Note 3) Input diode current Output diode


Original
PDF TC74VCX162827FT 20-Bit TC74VCX162827FT 10-bit
2001 - TC74VCXH162827FT

Abstract: No abstract text available
Text: separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or , 55 1OE1 1OE2 1A1 1OE2 2OE1 2OE2 1Y2 3 54 4 53 GND 1Y3 5 52 , Diagram 1OE1 1OE2 1A1 1 56 55 2 1Y1 To nine other channels 2OE1 2OE2 2A1 , (Note 1) DC output voltage VOUT -0.5 to VCC + 0.5 V (Note 2) Input diode current IIK -50 Output diode current IOK ±50 Output current IOUT ±50 mA PD 400 mW


Original
PDF TC74VCXH162827FT 20-Bit TC74VCXH162827FT 20-bit 10-bit
2007 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , inputs and outputs 1 2007-10-19 TC74VCX16827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 , 42 1OE2 1A1 1A2 GND EN1 EN2 1 1 2 3 5 6 8 9 10 12 13 14 15 16 17 19 20 21 23 24 26 27 1Y1 1Y2 , care Z: High impedance System Diagram 1OE1 1OE2 1A1 1 56 55 2 1Y1 To nine other channels , Input diode current Output diode current DC output current Power dissipation DC VCC/ground current per


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
2006 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 , 1OE1 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1 2 3 4 5 6 7 8 9 56 55 54 53 52 51 50 49 1OE2 1A1 1A2 , Output Y L H Z Z X: Don't care Z: High impedance System Diagram 1 1OE1 1OE2 56 1A1 , 4.6 (Note 2) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 3) V Input diode current


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
2001 - TC74VCX162827FT

Abstract: No abstract text available
Text: separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or , 1OE2 1A1 1OE2 2OE1 2OE2 1Y2 3 54 4 53 GND 1Y3 5 52 1A3 1Y4 , 1OE2 1A1 1 56 55 2 1Y1 To nine other channels 2OE1 2OE2 2A1 28 29 , (Note 2) Input diode current IIK -50 Output diode current IOK ±50 DC output current


Original
PDF TC74VCX162827FT 20-Bit TC74VCX162827FT 20-bit 10-bit
1998 - 74ALVCH162827

Abstract: 74ALVCH162827DGG ACH162827DGG
Text: 1Y0 - 1Y9 2Y0 - 2Y9 Data outputs 1, 56, 28, 29 1OE1 1OE2 , 2OE1, 2OE2 4, 11, 18, 25, 32 , 1Y6 EN1 56 2OE1 28 1A1 GND 1OE2 & 1 1OE1 1OE2 GND 1A6 1 1 , H Transparent 56 1OE2 H X X Z High impedance H X Z High , DC input diode current VI t0 ­50 mA VI DC input voltage Note 1 ­0.5 to +4.6 V IOK DC output diode current VO uVCC or VO t 0 "50 mA VO DC output voltage Note 1


Original
PDF 74ALVCH162827 20-bit 74ALVCH162827 74ALVCH162827DGG ACH162827DGG
2001 - Not Available

Abstract: No abstract text available
Text: ( 1OE1 and 1OE2 or 2OE1 and 2OE2 ) inputs must both be low for the corresponding Y outputs to be active , (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 44 43 42 41 40 , 1OE2 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1A1 1A2 GND 1A3 1A4 VCC 1A5 1A6 1A7 GND 1A8 1A9 1A10 2A1 2A2 , L L X H X: Don't care Z: High impedance System Diagram 1 1OE1 1OE2 56 1A1 55 , to 4.6 (Note 1) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output diode


Original
PDF TC74VCXH162827FT 20-Bit TC74VCXH162827FT 10-bit
2006 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2 OE1 and 2 OE2 , TC74VCX162827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 , 26 27 1OE1 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1 2 3 4 5 6 7 8 9 56 55 54 53 52 51 50 49 1OE2 , A L H X X Outputs Y L H Z Z X: Don't care Z: High impedance System Diagram 1 1OE1 1OE2 , -0.5 to 4.6 (Note 2) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 3) V Input diode


Original
PDF TC74VCX162827FT 20-Bit TC74VCX162827FT 10-bit
2001 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable ( 1OE1 and 1OE2 or 2OE1 and 2OE2 , Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 47 45 44 43 42 , 30 29 1OE2 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1A1 1A2 GND 1A3 1A4 VCC 1A5 1A6 1A7 GND 1A8 1A9 , Z L L H X L L X H X: Don't care Z: High impedance System Diagram 1 1OE1 1OE2 , ) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output diode current DC output


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
Not Available

Abstract: No abstract text available
Text: and 1OE2 or 2OE1 and 2OE2 inputs must both be low for the corresponding Y outputs to be active. If , for pullup/down resistors. Logic Block Diagram 1OE1 1OE2 1 56 2OE1 2OE2 28 29 1A1 , 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 1OE2 1A1 , ) (Active) . 0.5V to VDD +0.5V DC Input Diode Current (IIK) VI < 0V . 50mA DC Output Diode Current (IOK) VO < 0V


Original
PDF PI74ALVTC16827 20-Bit PI74ALVTC16827 32/64mA 56-pin 240-mil
1999 - IDT74LVCH16541A

Abstract: LVCH16541A
Text: 1OE2 or 2OE1 and 2OE2) inputs must be low for the corresponding Y outputs to be active. If either , 1OE2 1A1 1 2OE1 48 47 2OE2 2 1Y1 2A1 TO SEVEN OTHER CHANNELS 24 25 , to +6.5 Storage Temperature IOUT 1A1 Terminal Voltage with Respect to GND TSTG 1OE2 , µA VIK Clamp Diode Voltage VCC = 2.3V, IIN = ­18mA - ­0.7 ­1.2 V VH ICCL


Original
PDF IDT74LVCH16541A 16-BIT 16-bit 16-btputs. IDT74LVCH16541A LVCH16541A
1999 - Not Available

Abstract: No abstract text available
Text: output-enable signals. For either 8-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , BLOCK DIAGRAM 1OE1 1OE2 1 48 2OE1 2OE2 24 25 1A1 47 2 1Y1 2A1 36 13 , 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 1OE2 1A1 1A2 TSTG , Power Off Leakage Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current VCC = 0V, VIN or


Original
PDF IDT74LVC16541A 16-BIT 250ps MIL-STD-883, 200pF, IDT74LVC16541A
2001 - Not Available

Abstract: No abstract text available
Text: separate output-enable signals. For either 10-bit buffer section, the two output-enable ( 1OE1 and 1OE2 or , outputs · · · · · 1 2001-08-29 TC74VCXH16827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 , 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 1OE2 1Y1 1Y2 GND 1Y3 , X: Don't care Z: High impedance System Diagram 1 1OE1 1OE2 56 1A1 55 2 1Y1 , ) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output diode current Output


Original
PDF TC74VCXH16827FT 20-Bit TC74VCXH16827FT 10-bit
2001 - TC74VCX16827FT

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , 55 1OE1 1OE2 1A1 1OE2 2OE1 2OE2 1Y2 3 54 4 53 GND 1Y3 5 52 , Diagram 1OE1 1OE2 1A1 1 56 55 2 1Y1 To nine other channels 2OE1 2OE2 2A1 , ) -0.5 to VCC + 0.5 V (Note 2) Input diode current IIK -50 Output diode current IOK


Original
PDF TC74VCX16827FT 20-Bit TC74VCX16827FT 10-bit
2001 - 1OE2 diode

Abstract: No abstract text available
Text: output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2 OE1 and 2 OE2 , TC74VCX162827FT Pin Assignment (top view) 1OE1 1OE2 2OE1 2OE2 IEC Logic Symbol 1 56 28 29 55 54 52 51 49 48 , 35 34 33 32 31 30 29 1OE2 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1A1 1A2 GND 1A3 1A4 VCC 1A5 1A6 , 1 1OE1 1OE2 56 1A1 55 2 1Y1 To nine other channels 2OE1 28 2OE2 29 , 4.6 -0.5 to 4.6 (Note 1) DC output voltage VOUT -0.5 to VCC + 0.5 (Note 2) Input diode current Output


Original
PDF TC74VCX162827FT 20-Bit TC74VCX162827FT 10-bit 1OE2 diode
2002 - 1OE2 diode

Abstract: PI74ALVTC16827A PI74ALVTC16827K
Text: output-enable signals. For either 10-Bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2 , . Logic Block Diagram 1OE1 1OE2 1A1 1 2OE1 56 55 2OE2 2 2A1 1Y1 To 9 , Low Signal Level Irrelevant High Impedance 1OE2 1A1 1A2 GND 1A3 1A4 VCC 1A5 1A6 1A7 GND , ) (Active) . 0.5V to VDD +0.5V DC Input Diode Current (IIK) VI < 0V . 50mA DC Output Diode Current (IOK) VO < 0V


Original
PDF PI74ALVTC16827 20-Bit PI74ALVTC16827 32/64mA 56-pin 240-mil PI74ALVTC16827A PI74ALVTC16827K PS8619 1OE2 diode PI74ALVTC16827A PI74ALVTC16827K
1990 - CDC209

Abstract: CDC209-7
Text: 1OE2 VCC VCC 2A 2OE1 2OE2 2Y4 description The CDC209/209-7 contains dual clock-driver , 85°C. FUNCTION TABLES INPUTS OUTPUTS 1OE1 1OE2 1A 1Y1 1Y2 1Y3 1Y4 L L , SCAS108C ­ MARCH 1990 ­ REVISED MARCH 1994 logic symbol X/Y 1OE1 18 1 1OE2 1 2 V4 2 , 18 20 1OE2 17 1 2 3 1A 2OE1 19 9 11 2 1Y3 1Y4 2Y1 12 10 , 1OE1, 1OE2 , and 2OE1, 2OE2 Any Y tPZH tPZL 1OE2 or 2OE2 tPHZ tPLZ 4 FROM (INPUT


Original
PDF CDC209, CDC209 SCAS108C 74AC11208 CDC209-7 74AC11208-7 500-mA 300-mil
1998 - 74ALVCH16825

Abstract: No abstract text available
Text: standard pin-out architecture · Low inductance multiple VCC and GND pins for minimum noise 1OE2 1OE1 , two output enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be LOW for corresponding D , 1OE2 55, 54, 52, 51, 49, 48, 47, 45, 44 L 1A0 to 1A8 Data inputs 2, 3, 5, 6, 8, 9, 10 , LOW) Data inputs 1OE1 2Y0 to 2Y8 1 & EN1 1OE2 56 Data outputs 2OE1 28 2OE2 29 , 2A1 40 17 2Y1 19 2Y2 56 1OE1 1OE2 2 3 5 6 8 1A0 1Y0 1A1 1Y1 1A2


Original
PDF 74ALVCH16825 18-bit 74ALVCH16825
1990 - CDC209

Abstract: CDC209-7 MS-001 MS-013
Text: 1OE2 VCC VCC 2A 2OE1 2OE2 2Y4 description The CDC209/209-7 contains dual clock-driver , °C to 85°C. FUNCTION TABLES INPUTS OUTPUTS 1OE1 1OE2 1A 1Y1 1Y2 1Y3 1Y4 L , SCAS108D ­ MARCH 1990 ­ REVISED MAY 1997 logic symbol X/Y 1OE1 18 1 1OE2 1 2 V4 2 , 18 20 1OE2 17 1 2 3 1A 2OE1 19 9 11 2 1Y3 1Y4 2Y1 12 10 , Propagation delay time, low-to-high level time low to high 1OE1, 1OE2 , and , , 2OE1, 2OE2 tPHL


Original
PDF CDC209, CDC209 SCAS108D 74AC11208 CDC209-7 74AC11208-7 500-mA 300-mil MS-001 MS-013
1990 - CDC209

Abstract: CDC209-7 MS-001 MS-013
Text: 1OE2 VCC VCC 2A 2OE1 2OE2 2Y4 description The CDC209/209-7 contains dual clock-driver , °C to 85°C. FUNCTION TABLES INPUTS OUTPUTS 1OE1 1OE2 1A 1Y1 1Y2 1Y3 1Y4 L , SCAS108D ­ MARCH 1990 ­ REVISED MAY 1997 logic symbol X/Y 1OE1 18 1 1OE2 1 2 V4 2 , 18 20 1OE2 17 1 2 3 1A 2OE1 19 9 11 2 1Y3 1Y4 2Y1 12 10 , Propagation delay time, low-to-high level time low to high 1OE1, 1OE2 , and , , 2OE1, 2OE2 tPHL


Original
PDF CDC209, CDC209 SCAS108D 74AC11208 CDC209-7 74AC11208-7 500-mA 300-mil MS-001 MS-013
2002 - PI74LCX16827A

Abstract: PI74LCX16827V 2A338
Text: . Logic Block Diagram 2OE1 2OE2 1OE1 1OE2 1A1 1 Y1 2A1 2 Y1 TO 9 OTHER CHANNELS , Configuration 1OE1 1Y1 1Y2 GND 1Y3 1Y4 VCC 1Y5 1Y6 1Y7 GND 1Y8 1Y9 1 2 56 55 1OE2 3 , 0.55 - -0.7 Units -1.2 VOL Output LOW Voltage VIK Clamp Diode Voltage VCC =


Original
PDF PI74LCX16827 20-Bit 56-Pin PI74LCX16827A PI74LCX16827V PS2095B PI74LCX16827A PI74LCX16827V 2A338
Supplyframe Tracking Pixel