The Datasheet Archive

Top Results (6)

Part ECAD Model Manufacturer Description Datasheet Download Buy Part
BM2SCQ123T-LBZ BM2SCQ123T-LBZ ECAD Model ROHM Semiconductor Switching Regulator, TO-220, 6 PINS
BM2P109TF BM2P109TF ECAD Model ROHM Semiconductor Switching Regulator,
BM2P26CK-Z BM2P26CK-Z ECAD Model ROHM Semiconductor Switching Regulator,
BM2P249TF BM2P249TF ECAD Model ROHM Semiconductor Switching Regulator,
BM2P151X-Z BM2P151X-Z ECAD Model ROHM Semiconductor Switching Regulator,
BM2P016-Z BM2P016-Z ECAD Model ROHM Semiconductor Switching Regulator, Current-mode, 10.4A, 65kHz Switching Freq-Max, PDIP7, DIP-7

14 pin ic 4027 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
IC 4096

Abstract: LM 4027 IC 4027 pin diagram pin diagram for IC 4027 IC 4027 IC 4027 pin configuration CI 4027 14 pin ic 4027 CI 4027 be
Text: MOS LSI TIMS 4027 JL. NL 4096-BIT D YN A M IC R A N D O M -A C C ESS M EM O RY » 4096 X 1 , TMS 4027-25 150 ns 200 ns 250 ns 16- PIN C ER AM IC D U A L IN L IN E PACK AG E (TOP V IE W ) VB8 , 4027 J L , N L series is offered in a 16- pin dual-in-line package and is guaranteed for operation from , < 32 in c o r p o r a t e d 6 5 T M S 4027 JL. NL 4096-BIT D YN A M IC R A N D O M -A C C ESS , J ex a s In st r u m en t s o ns T M S 4027 JL. NL 4096-BIT D YN A M IC R A N D O


OCR Scan
PDF 4096-BIT 16-Pin 300-Mil 480IN IC 4096 LM 4027 IC 4027 pin diagram pin diagram for IC 4027 IC 4027 IC 4027 pin configuration CI 4027 14 pin ic 4027 CI 4027 be
IC 4027 pin diagram

Abstract: IC 4027 pin diagram for IC 4027 IC 4027B 4027 IC 4027B 4027 pin diagram Q8710 cmos 4027 14 pin ic 4027
Text: referred to V s s pin voltage O R D E R IN G N U M BER S: HCC HCC HCC HCF HCF HCF 4027 4027 4027 4027 , 3 7 G1.M 1, 14 41C LO G IC DIAGRAM Ai\ID T R U T H T A B L E One of two identical J - K , OOmblb 6 1 ; K U j u HCC/HCF 4027 B I -1 *1C 08709 DYNAM IC E L E C T R IC A L C H A R A C T E , IL IT Y S T A T IC F L IP - F L O P O P E R A T IO N - R E T A IN S S T A T E IN D E F IN IT E L Y W , (T Y P . C L O C K T O G G L E R A T E A T 10V S T A N D A R D IZ E D S Y M M E T R IC A L O U T P U


OCR Scan
PDF 18cter IC 4027 pin diagram IC 4027 pin diagram for IC 4027 IC 4027B 4027 IC 4027B 4027 pin diagram Q8710 cmos 4027 14 pin ic 4027
Not Available

Abstract: No abstract text available
Text: AM5027DC AM4027DM V n n = Pin 15 A m 4027 /5027 CONNECTION DIAGRAMS Top View OUT a Q 7 * " , , selected by separate input select (IS) signals. The Am 4027 /5027 is a single 2048-bit register w ith , rate, therefore, is double the frequency of either clock signal. A m 4025/5025 V G G = Pin 8 ( 13) V o Q = Pin 1 0 ( 15) A m 4026/5026 ORDERING INFORMATION Package Type Temperature Range Order Number 10- Pin Molded 16- Pin Hermetic 16- Pin Hermetic 16- Pin Molded 16- Pin


OCR Scan
PDF Am4025/5025 Am4026/5026 Am4027/5027 1024-bit L-STD-883 10-Pin 16-Pin
4027 ram

Abstract: 4096X1 4027 pin diagram CD 4027 MK4027 MK4027-1 MK4027-2 MK4027-3 4096X1-BIT MK4096
Text: permits the MK 4027 to be packaged in a standard 16- pin DIP on 0.3 in. centers. This package size provides , MOSTEK 4096x1-BIT DYNAMIC RAM MK4027(J/N)-2/3 FEATURES □ Industry standard 16- pin DIP (MK , ) DESCRIPTION The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage


OCR Scan
PDF 4096x1-BIT MK4027 16-pin 120ns 320ns MK4027-1) 150ns MK4027-2) 200ns 4027 ram 4096X1 4027 pin diagram CD 4027 MK4027-1 MK4027-2 MK4027-3 MK4096
IC 4027 pin diagram

Abstract: IC CD 4027 purpose of IC 4027 MK4027 MK4027-1 MK4027-3 ram 4027 4096X1-BIT IC 4027 501C
Text: permits the MK 4027 to be packaged in a standard 16- pin DIP on 0.3 in. centers. This package size provides , MOSTEK 4096x1-BIT DYNAMIC RAM MK4027(J/IM)-2/3 features a Industry standard 16- pin DIP (MK , ) description The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-chiannel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage


OCR Scan
PDF 4096x1-BIT MK4027 16-pin 120ns 320ns MK4027-1) 150ns MK4027-2) 200ns IC 4027 pin diagram IC CD 4027 purpose of IC 4027 MK4027-1 MK4027-3 ram 4027 IC 4027 501C
SCL4013BE

Abstract: VEB mikroelektronik "Mikroelektronik" Heft mikroelektronik Heft v 4013 d mikroelektronik Heft 12 MHF 4013 V4001D ic HEF 4013 Schieberegister
Text: , V 4015 D und V 4027 D Im folgenden sollen M ö gl ic hk ei te n von Sc ha l t u n g e n da rg es te , und Einsatzmöglichkeiten CMOS-Logikschaltkreise V 4013 D, V 4015 D und V 4027 D C M O S - , 4027 D Zä hl er mit V 40 13 D und V40 27 D H i n w ei se auf S t a n d a r d s Vergleichsliste 40 13 D , über Li ef e r m ö g l i c h k e i t und be in ha lt et keine Ve rb in dl ic hk ei t zur Produktion , ltkreise V 4013 D, V 40 15 0 und V 4027 D. A n al og zu Heft 2 werden die speziellen technischen Daten


OCR Scan
PDF
4093 BP

Abstract: cd 4093 equivalent V40098D V40511D 40511 4017 BP MC 4011 BCP MC 4093 ZUD 132 ci 4093 equivalent
Text: CMOS-Schaltkreise - CMOS-IC's V4001 D V 4007 D V4011 D V 4012 D V 4013 D V4015D V4017D V4019D V 4023 D V 4027 D V , 08 - 0 9 09 - 0 11 14 0- 1 >C CO -0 12 V 4019 D 4 AND/OR-Auswahigatter C 2 [j^ 023E O , 11 7 0- D 1 0 12 0 13 0 5 [lP ^ E 0 0 E 0 2 E O6E 07E o3E Uss E 1 o 14 0 - R 2 H G " D , - IA 14 0 - IB 0 102 0 IO 11 -0 0 3 -012 0 4 -0 13 D ia V 4023 D 3 NAND-Gatter mit Je 3 Eingängen V 4027 D 2xJK-Flip-Flop V 4028 D BCD/Dezimal-Dekoder 121 E


OCR Scan
PDF V4001 V4011 V4015D V4017D V4019D V4051 4093 BP cd 4093 equivalent V40098D V40511D 40511 4017 BP MC 4011 BCP MC 4093 ZUD 132 ci 4093 equivalent
MOSTEK 36000

Abstract: 3861 mostek MK2408P MK2500P
Text: €¢ IV -2 9 M K 4 0 9 6 P -1 5 M K 4 0 9 6 N -1 5 Q uad 8 0 - B it D y n a m ic S h ift R egiste r . , /E B C D IC C ode C o n v e rte r.111-14 4 0 9 6 - B it R O M . 111-14 A S C II/E B C D IC C ode C o n v e rte r. |-1 4 M K 4 2 0 0 P -1 1 M , 2 7 P -4 4 2 2 7 N -4 * . . IV -47 4 0 9 6 x 1 -B it D y n a m ic R A M 3 0 0 n s Access T i m e . 4 0 9 6 x 1 -B it D y n a m ic R A M 150ns A c c e s s


OCR Scan
PDF 1002P 1007P 1007N MOSTEK 36000 3861 mostek MK2408P MK2500P
Not Available

Abstract: No abstract text available
Text: Adjust to 402.7 M H z with AFC adiustefV R Pin 22 grounded i / the A F C output > f limiter , FM Demodulator IC for BS Hiner T-77-W Description HA118129MP The HA118129M P was developed , settable by external con­ stants • Keyed AFC pulse input pin for M USE receiving Ordering , / (LINEAR DEVICES) 2bE D ■M M U B Q 2 QQ11Q71 M HA118129MP Table 1 Pin Functions Pin No , HA118129MP T - 7 Pin Functions (cont) DC bias Maximum current Pin No. Function voltage


OCR Scan
PDF HA118129MP------------- T-77-W HA118129MP HA118129M MP-28)
4027 pin diagram

Abstract: 4027 RAM Mostek MK4027-4 MK4027 MK 4027 MK4096
Text: permits the MK 4027 to be packaged in a standard 16- pin DIP on 0.3 in. centers. This package size provides , »PliiEiT MOSTEK 4096x 1-BIT DYNAMIC RAM MK4027(J/N)-4 FEATURES □ Industry standard 16- pin , DESCRIPTION The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage


OCR Scan
PDF 4096x MK4027 16-pin MK-4096) 250ns 380ns 462mW 4027 pin diagram 4027 RAM Mostek MK4027-4 MK 4027 MK4096
IC 4027 pin diagram

Abstract: 4027 ram 4027 pin diagram CI 4027 IC 4027 pin configuration IC 4027 CI 4027 be ram 4027 pin diagram for IC 4027 TMS 4016
Text: the memory. The TMS 4027 JL, NL series is offered in a 16- pin dual-in-line package and is guaranteed , MOS LSI TMS 4027 JL. NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORY » 4096 X 1 Organization » Industry Standard 16- Pin 300-mil Package Configuration • 10% Tolerance on All Supplies • All Inputs , Cycle » 3 Performance Ranges: 10- PIN CERAMIC DUAL-IN LINE PACKAGE (TOP VIEW) vee ACCESS ACCESS READ , vOD + 12 V power supply Vss 0 V ground TMS 4027 15 TMS 4027-20 TMS 4027-25 • Page-Mode Operation


OCR Scan
PDF 4096-BIT 16-Pin 300-mil 10-PIN IC 4027 pin diagram 4027 ram 4027 pin diagram CI 4027 IC 4027 pin configuration IC 4027 CI 4027 be ram 4027 pin diagram for IC 4027 TMS 4016
4027 ram

Abstract: 4027-3 ITT 4027 pin diagram 4027 4027 ttl 56482
Text: dissipation. The unique design of the 4027 allows it to be packaged in the industry standard 16- pin dual , Signetics Memories - RAM 4027-4096 Bit Dynamic RAM GENERAL DESCRIPTION The 4027 is , automated handling equipment. The use of the 16- pin package is made possible by multiplexing the 12 address bits required to address 1 of 4096 bits) into the 4027 on 6 address input pins. The two 6-bit address , ^max -12,7min , J 0,48 3 tmtlx 12,7min pin 4 connected to case CONNECTIONS DR WG NO. 1 2 3 4


OCR Scan
PDF 16-pin 4027 ram 4027-3 ITT 4027 pin diagram 4027 4027 ttl 56482
IC CD 4027 pin diagram

Abstract: IC 4027 pin diagram pin diagram for IC 4027 IC CD 4027 IC 4027 pin configuration RAC14 14 pin ic 4027
Text: n s is to r dyn a m ic storage cell and dyn am ic c irc u itry to achieve h ig h speed and low po w e r dissipa tion. T he u n iq ue d esign o f the 4027 a llow s it to be packaged in the in d u s try standard 16- pin dual in lin e package, w h ic h provides the highest system b it de nsities and is c o m p a ti ble w ith w id e ly available au tom a ted han d lin g equipm ent. The use o f the 16- pin , 4027-2/4027-3/4027-4-F,l,N D ESCRIPTION T he 4027 is fab ricate d w ith n-chann ei s ili con


OCR Scan
PDF 4027-2/4027-3/4027-4-F 16-pin -40ns. IC CD 4027 pin diagram IC 4027 pin diagram pin diagram for IC 4027 IC CD 4027 IC 4027 pin configuration RAC14 14 pin ic 4027
truth table of 4027

Abstract: 4027B 4027 CMOS Flip-Flop cmos 4027 40138 4013B CMOS 4027 2 Flip-Flop Jk CI 4013B LM 4027 4027 truth table
Text: temperature -65 to 150 °C * All voltage values are referred to Vss pfn voltage ORDERING NUMBERS: HCC 4027 BD for dual in-line ceramic package HCC 4027 BF for dual in-line ceramic package, frit seal HCC 4027 BK for ceramic flat package HCF 4027 BE for dual in-line plastic package HCF 4027 BF for dual in-line ceramic package, frit seal HCF 4027 BM for plastic micropackage 123 2/82 1623 0-08 ¿Powered , in-line ceramic package for HCC 4027 BD _ lWäT Dual in-line ceramic package for HCC/HCF 4027 BF _


OCR Scan
PDF 4027b T-V-6-O7-07 OPERATION-16 4027B truth table of 4027 4027 CMOS Flip-Flop cmos 4027 40138 4013B CMOS 4027 2 Flip-Flop Jk CI 4013B LM 4027 4027 truth table
IC 4027

Abstract: IC 4027 pin diagram LM 4027 lm 398- SAMPLE AND HOLD pin diagram for IC 4027 ha118129 14 pin ic 4027 ha11812
Text: level: -25 dBrn CW Ad|ust lo 402.7 MHz wiltl AFC adjusler Vfl Pin 22 grounded ^ / the AFC output I , HA118129MP FM Demodulator IC for BS Tuner Preliminary Description HA1I8129MP The H A I1 , has built-in functions such as P L L-m e th o d F M de m odulation and A F C and A C iC detection. It , axim um and m inim um voltages settable by external con stants · Keyed A F C pulse input pin for M U S , HA118129MP T a b le 1 P in F u n c tio n s DC bias Pin No. Function voltage (V) Maximum current (mA


OCR Scan
PDF HA118129MP HA1I8129MP IC 4027 IC 4027 pin diagram LM 4027 lm 398- SAMPLE AND HOLD pin diagram for IC 4027 ha118129 14 pin ic 4027 ha11812
1997 - TCA4401

Abstract: CD 4049 BP TCA440 IC CD 4027 diode zener BZX 61 C 10 tda4050 LD57C diode BAY61 receiver tca440 BAY61
Text: four inverters. This edge triggers the following JK-flip-flop 4027 operating as a monoflop. At its output a defined pulse is available for triggering the following flipflop 4027 . In this case antivalent , J,K 680 LD 57 C 10k 4049 1.5k 2.2k 4027 10n 150p 1M 56k 680 LD 52 C , ° Appnote 34 14­88 Receiver 3. IR Preamplifier with IC TCA440 for Infrared Remote Control Systems , generally can not be fully handled by the internal control circuit of the IC ; additional measures such as


Original
PDF
ic 4027

Abstract: 3019 npn transistor transistor 30 j 124 7498 ic B12V105 transistor s parameters noise Silicon Bipolar Transistor 35 MICRO-X ic 4027 information microwave transistor SOT-23J
Text: Collector-Base Voltage VCEO VEBO IC CONT T J TSTG Electrical Characteristics (TA = 25oC) SYMBOL , Forward Current Transfer Ratio: VCE = 8V, IC = 10 mA f = 1MHz ICBO IEBO C CB f = 1.0 GHz, I C = 10 mA I C = 25 mA f = 2.0 GHz, I C = 10 mA IC = 25 mA Collector Cutoff Current 50 100 , : BIAS CONDITION: S-MATRIX: V CE = 5 V, IC = Z S = 50.0 + J 0.0 2 mA Z L = 50.0 + J , 152 144 5.888 4.623 4.027 3.388 3.273 3.162 3.235 3.019 2.786 2.722 2.691 2.317 2.264


Original
PDF B12V105 B12V105 OT-23, OT143, unencaps143 ic 4027 3019 npn transistor transistor 30 j 124 7498 ic transistor s parameters noise Silicon Bipolar Transistor 35 MICRO-X ic 4027 information microwave transistor SOT-23J
ON4027

Abstract: MK4116 74537 74537 latch LM 4027 MK 4027 DIODE SCHOTTKY X27 LSI-11 k411 74S04
Text: locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address , circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip , RAS signal is applied to the MK 4027 . Whenever CAS makes a negative transition, the output will go , remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a , assume the open-circuit state during any cycle in which the MK 4027 receives a CSS but no RAS signal


OCR Scan
PDF MK4027 MK4116 MK4116. LSI-11* ON4027 74537 74537 latch LM 4027 MK 4027 DIODE SCHOTTKY X27 LSI-11 k411 74S04
4027 data sheet

Abstract: 4027 pin diagram 14027 4027 4027 3D
Text: 4027 allows it to be packaged in the industry standard 16- pin dual inline package, which provides the , 4027-2 / 4027-3/4027-4-F,l,N DESCRIPTION The 4027 is fabricated with n-charinel silicon gate , use of the 16- pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 4027 on 6 address input pins. The two 6-bit address words are latched into the , ) • Page mode addressing • ±10% power supply margins PIN CONFIGURATION F,I,N PACKAGE «BS DI


OCR Scan
PDF 4027-3/4027-4-F 16-pin -40ns. 4027 data sheet 4027 pin diagram 14027 4027 4027 3D
CD4013 UP DOWN COUNTER

Abstract: mc 4011 4017 motorola MC14017 CD4024 CD4000 cross REFERENCE rca cd4066 cd4017 decade counter mm4601 CD4002 RCA
Text: MM4617 Preset/Divide by N Counter HD-4018 CD4018 Quad AND/OR Select HD-4019 CD4019 MM4619 14 Stage , Counter HD-4024 CD4024 Triple 3 Input NOR HD-4025 CD4025 MM4625 Dual J=K Flip-Flop HD- 4027 CD4027 MM4627 , -74C83 HD-74C85 COUNTERS 7 Stage Binary 12 Stage Ripple-Carry Binary 14 Stage Ripple-Carry Binary IDecade , with Preset Dual "J-K" Quad "D" Three State (Quad Latch) Hex "D", Quad "D" HD-4013 HD- 4027 HD , -74C175 *AII Listed 74C Devices Are Available Also As 54C. * Pin Compatible with 64C/74C.


OCR Scan
PDF HD-4000 CD4000 HD-4001 CD4001 MM4601 HD-4002 CD4002 MM4602 HD-4006 CD4013 UP DOWN COUNTER mc 4011 4017 motorola MC14017 CD4024 CD4000 cross REFERENCE rca cd4066 cd4017 decade counter mm4601 CD4002 RCA
74573

Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
Text: / 4009 / 4049 / 4069 4012 4082 4025 4068 4071 7448 / 4056 / 4511 7447 / 4056 / 4511 7476 / 4027 74175 / 74273 / 4013 / 40174 7473 / 4027 74283 4063 / 4585 74266 / 4030 / 4070 / 4077 74390 / 4017 , 4022 4023 4024 4025 4026 4027 4028 4029 4030 4033 4035 4 of 12 Function Quad 2 , Select Gate 14 -Stage Ripple Counter 8-Stage Shift Register Divide by 8 Counter Triple 3-Input NAND , 14 -Stage Binary Counter 4-Bit Magnitude Comparator Quad Bilateral Switch 16-Channel Multiplexor 8


Original
PDF
MOSTEK MEMORY

Abstract: k411 74S04 74S158 74S37 MK4027 MK4116 RAM 4116 4027 pin diagram
Text: locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address , circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip , RAS signal is applied to the MK 4027 . Whenever CAS makes a negative transition, the output will go , remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a , assume the open-circuit state during any cycle in which the MK 4027 receives a CSS but no RAS signal


OCR Scan
PDF MK4027 MK4116 MK4116. LSI-11* LSI-11 240ns 240ns 344mA MOSTEK MEMORY k411 74S04 74S158 74S37 RAM 4116 4027 pin diagram
62 01071

Abstract: 3019 Transistor BRF510 c 3198 transistor ic 7413 datasheet TRANSISTOR 4841 IC 4027 transistor 1047 03-198 Bipolarics* BRF510
Text: Voltage @10µA VCEO VEBO IC CONT T J TSTG Dice, Plastic, Hermetic and Surface Mount packages , dB 1.6 hFE Forward Current Transfer Ratio: VCE = 8V, IC = 10 mA f = 1MHz ICBO IEBO , TYPICAL S PARAMETERS: BIAS CONDITION: S-MATRIX: V CE = 5 V, IC = Z S = 50.0 + J 0.0 2 , 153 152 152 144 5.888 4.623 4.027 3.388 3.273 3.162 3.235 3.019 2.786 2.722 2.691 , CE = 5 V, IC = Z S = 50.0 + J 0.0 5 mA Z L = 50.0 + J 0.0 (NOTE: S-Parameters were


Original
PDF BRF510 BRF510is BRF510an OT-23, OT-143, unencapsulate74 62 01071 3019 Transistor BRF510 c 3198 transistor ic 7413 datasheet TRANSISTOR 4841 IC 4027 transistor 1047 03-198 Bipolarics* BRF510
2007 - lcx 574

Abstract: STR 4512 HC 4093 4001 4011 cmos HC 40106 4017 14 pin package 4011 cmos logic gate HC 4011 logic gate hcf 4541 equivalent hct 4049
Text: 20 20 20 16 14 16 20 20 20 20 20 20 20 20 16 Single gate = 5- pin packages Dual gate , 14 16 16 16 16 16 14 16 16 16 16 16 16 16 16 16 16 14 Single gate = 5- pin packages , 48 24 24 48 48 48 48 48 48 96 48 48 14 48 Single gate = 5- pin packages Dual gate = 8- pin , Inverter 04; 05; 14 ; U04 Multifunction Gate 00; 03; 10; 20; 30; 132; 133 NOR 51; 4078 , ; 112 4027 D 74; 79; 80; 174; 175; 273; 377 4013 3-State 374; 534; 564; 574; 646; 651


Original
PDF DIP-14/16 DIP-14 DIP-24 SGSTDLOG0307 lcx 574 STR 4512 HC 4093 4001 4011 cmos HC 40106 4017 14 pin package 4011 cmos logic gate HC 4011 logic gate hcf 4541 equivalent hct 4049
J 5027-R

Abstract: No abstract text available
Text: °C 140 Am4/5Q25 • Am4/5026 • Am4/5027 P H YS IC A L DIMENSIONS 8- Pin Side Brazed 8- Pin , ilita ry and com­ mercial grade 2048-bit dynam ic shift registers. The A m 4025/5025 is a dual 1024 , inpu t select (IS) signals. The A m 4027 /5027 is a single 2048-bit register w ith on-chip re , M A T IO N Package Type Temperature Range Order Number 10- Pin Molded 16- Pin Herm etic 16- Pin Herm etic 16- Pin Molded 16- Pin Herm etic 16- Pin Herm etic 8- Pin Molded 8- Pin Herm etic 8- Pin


OCR Scan
PDF Am4025/5025 Am4026/5026 Am4027/5027 2048-Bit 1024-bit Am4/5Q25 Am4/5026 Am4/5027 J 5027-R
Supplyframe Tracking Pixel