The Datasheet Archive

12VATX Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2003 - atx power supply schematic

Abstract: 2003 atx VJ0603Y563KXXA atx 2003 RUBYCON 1800uf 6.3v CAPACITOR atx power supply understanding power mosfet intersil AN1055 ISL6532 ISL6532EVAL1
Text: Active Sleep (S3) On Active S5 Shutdown (S5) 12VATX VDDQ VTT If the ATX switch , VDDQ @ 1V/DIV 5VATX @ 1V/DIV VTT @ 1V/DIV 12VATX @ 3V/DIV PGOOD @ 5V/DIV Initial Power Up - Cold , 5VATX 12VATX VDDQ S5 S3 VTT 5VSBY 12VATX VDDQ 5VATX VTT PGOOD PGOOD 5ms/DIV VDDQ @ 1V/DIV 5VATX @ 1V/DIV 12VATX @ 3V/DIV VTT @ 1V/DIV PGOOD @ 5V/DIV FIGURE 3. SLEEP TO ACTIVE TRANSITION 5VSBY @ 1V/DIV 5VATX @ 1V/DIV 12VATX @ 3V/DIV VDDQ @ 1V/DIV VTT @ 1V/DIV PGOOD @ 5V/DIV


Original
PDF ISL6532 AN1055 ISL6532 ISL6532, atx power supply schematic 2003 atx VJ0603Y563KXXA atx 2003 RUBYCON 1800uf 6.3v CAPACITOR atx power supply understanding power mosfet intersil AN1055 ISL6532EVAL1
2003 - atx power supply schematic

Abstract: 2003 atx atx 2003 atx 2003 ic VJ0603Y563 s0 vishay mosfet atx schematic ISL6532A ISL6532AEVAL1 ISL6532EVAL1
Text: Sleep (S3) ON Active S5 Shutdown (S5) S3 5VATX 12VATX If the ATX switch toggled to , VDDQ @ 1V/DIV 5VATX @ 1V/DIV VAGP @ 1V/DIV 12VATX @ 3V/DIV VTT @ 1V/DIV PGOOD @ 5V/DIV FIGURE 2 , limitations of the standby LDO. S5 S3 S3 5VATX 5VSBY 12VATX 12VATX VDDQ 5VATX VAGP , /DIV VTT @ 1V/DIV 12VATX @ 3V/DIV PGOOD @ 5V/DIV FIGURE 1. COLD/MECHANICAL START PGOOD 5ms/DIV VDDQ @ 1V/DIV 5VATX @ 1V/DIV VAGP @ 1V/DIV 12VATX @ 3V/DIV VTT @ 1V/DIV PGOOD @ 5V/DIV FIGURE 3


Original
PDF ISL6532A AN1056 ISL6532A atx power supply schematic 2003 atx atx 2003 atx 2003 ic VJ0603Y563 s0 vishay mosfet atx schematic ISL6532AEVAL1 ISL6532EVAL1
2003 - NCP5210

Abstract: NCP5210MNR2 A114 A115 JESD22 JESD78
Text: the external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control , from LOW to HIGH in S0 mode the device goes into the S3 sleep mode. In S3 mode the 12VATX supply , , a flying capacitor is connected between SWDDQ and BOOT pins. In S0 mode, 12VATX is tied to BOOT , voltage produced by the flying capacitor in S0 mode. In S3 mode the 12VATX is collapsed and the BOOT , , 5VDUAL or 12VATX , is recycled. In S3 mode, this over-current protection feature is disabled. Thermal


Original
PDF NCP5210 NCP5210, NCP5210/D NCP5210 NCP5210MNR2 A114 A115 JESD22 JESD78
2004 - NTD85N02R

Abstract: No abstract text available
Text: Time Base: 200 ms/div Figure 16. S3 Mode without 12VATX , 0A–2A–0A Figure 15. V1P5 Source , preset levels, the BOOT undervoltage monitor block is then enabled. After 12VATX is ready and the BOOT , external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals , S3 mode the 12VATX supply collapses. On transition of SLP_S3 from LOW to HIGH, the device returns to , connected between SWDDQ and BOOT pins. In S0 mode, 12VATX is tied to BOOT pin through a Schottky diode as


Original
PDF NCP5220 NCP5220 NCP5220/D NTD85N02R
2011 - Not Available

Abstract: No abstract text available
Text: Application 12VATX 5VSBY 3V3ATX 1k SLP_S3 SLP_S5 3 4 NC 3V3AUX S3 S5 5VDLSB EPAD , ramp-up from the 5VATX rail through the body diode of the N-MOSFET (Q3). At time t5, the 12VATX rail has , . 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VDUAL (1V/DIV) 5VSB (1V/DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 0V 5VDLSB (5V/DIV) t0 t1 , . At time t5, the 12VATX rail has exceeded the POR threshold. Three softstart periods after time t5


Original
PDF ISL6506BI FN7814 ISL6506BIBZ
2003 - 2P4V

Abstract: A114 A115 JESD22 JESD78 NCP5209
Text: circuitry, under-voltage monitoring of 5VDUAL, 5VATX and 12VATX , and thermal shutdown. The IC is packaged , , 12VATX 13 V Zener 5VDUAL VTT 1.8 Apk SCHOTTKY OCDDQ SS 5VDUAL R3 COUT2 , BOOT 12VATX BUF_CUT BOOT BOOT CONTROL _BOOTGD R10 VREF1 R11 + LOGIC S0 , in S0 mode triggers the device into the S3 sleep mode. In S3 mode, the external 12VATX and 5VATX , detect the presence of the 12VATX and 5VATX supplies. When the three supplies are in regulation and


Original
PDF NCP5209 NCP5209 NCP5209/D 2P4V A114 A115 JESD22 JESD78
2011 - Not Available

Abstract: No abstract text available
Text: DETECTOR EA1 3V3AUX GND Typical Application 12VATX 5VSBY 3V3ATX 5VSBY 5VATX 1kÎ , , the 12VATX rail has surpassed the 12V POR level. Time t6 is three soft-start cycles after the 12V POR , states is put in standby mode. 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VDUAL (1V/DIV) 5VSB (1V/DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V , supplies are enabled and begin to ramp up. At time t5, the 12VATX rail has exceeded the POR threshold


Original
PDF ISL6506BI FN7814 ISL6506BIBZ
2004 - PWM Power Supplies

Abstract: 40N03
Text: , undervoltage monitoring of 5VDUAL, 5VATX and 12VATX , and thermal shutdown. The device is housed in a thermal , /D NCP5209 CL1 5VATX BUF_Cut BUF_Cut SS CSS OCDDQ BOOT SCHOTTKY RL1 SCHOTTKY 12VATX 13 V , Schottky 13 V Zener Schottky VREF2 _VREFQD TSD THERMAL SHUTDOWN OCDDQ BOOT 12VATX CL1 RL1 5VATX VREF1 , 12VATX , 0A ­ 2A ­ 0A http://onsemi.com 10 NCP5209 DETAILED OPERATION DESCRIPTIONS General , . The UVLOs monitor the motherboard supplies 5VDUAL, 12VATX and 5VATX through 5VDUAL, BOOT and OCDDQ


Original
PDF NCP5209 NCP5209/D PWM Power Supplies 40N03
2005 - 40N03

Abstract: EEUFJ0J eeufj JESD22 NTD85N02R NCP5210 NCP5210MNR2G 505AB A114 T60-26
Text: . S3 Mode without 12VATX , 0A-2A-0A http://onsemi.com 9 NCP5210 DETAILED OPERATION DESCRIPTIONS , then enabled. After 12VATX is ready and the BOOT UVLO is asserted LOW, the ACPI control triggers this , , 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals, _5VDUALGD and , mode triggers the device into S3 sleep mode. In S3 mode 12VATX supply collapses. When BUF_CUT is , mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13-V Zener clamp circuit must


Original
PDF NCP5210 NCP5210, NCP5210/D 40N03 EEUFJ0J eeufj JESD22 NTD85N02R NCP5210 NCP5210MNR2G 505AB A114 T60-26
2005 - DFN20

Abstract: 40N03 NTD85N02R
Text: Figure 15. VDDQ Source Current Transient, 0A-20A-0A Figure 16. S3 Mode without 12VATX , 0A-2A-0A , then enabled. After 12VATX is ready and the BOOT UVLO is asserted LOW, the ACPI control triggers this , diagram in Figure 18. These UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and , mode, triggers the device into the S3 sleep mode. In S3 mode the 12VATX supply collapses. On transition , powered up again if one of the supply voltages, 5VDUAL, SLP_S5 or 12VATX , is recycled. The main purpose is


Original
PDF NCP5220A NCP5220A/D DFN20 40N03 NTD85N02R
2004 - 85N03

Abstract: PWM Power Supplies eeufj toroidal choke 40N03
Text: , undervoltage monitoring of 5VDUAL, 5VATX and 12VATX , and thermal shutdown. The device is housed in a thermal , /D NCP5209 CL1 5VATX BUF_Cut BUF_Cut SS CSS OCDDQ BOOT SCHOTTKY RL1 SCHOTTKY 12VATX 13 V , Schottky 13 V Zener Schottky VREF2 _VREFQD TSD THERMAL SHUTDOWN OCDDQ BOOT 12VATX CL1 RL1 5VATX VREF1 , : 1.0 ms/div Figure 16. S3 Mode without 12VATX , 0A ­ 2A ­ 0A http://onsemi.com 10 NCP5209 , , external 12VATX and 5VATX supplies collapse and only DDQ regulator is working. During S3 mode, the


Original
PDF NCP5209 NCP5209/D 85N03 PWM Power Supplies eeufj toroidal choke 40N03
2003 - 12ATX

Abstract: MARKING 1p5
Text: circuitry, under-voltage monitoring of 5VDUAL, 5VATX and 12VATX , and thermal shutdown. The IC is packaged in , BUF_Cut BUF_Cut SS CSS OCDDQ BOOT SCHOTTKY RL1 SCHOTTKY 12VATX 13 V Zener 1.25 V, 1.8 Apk COUT2 , THERMAL SHUTDOWN OCDDQ BOOT 12VATX CL1 RL1 5VATX VREF1 R11 5VDUAL R12 5VDUAL + VREF1 R13 - OCDDQ , LOW to HIGH in S0 mode triggers the device into the S3 sleep mode. In S3 mode, the external 12VATX and , monitor the motherboard supplies 5VDUAL, 12VATX and 5VATX through the 5VDUAL, BOOT and OCDDQ pins


Original
PDF NCP5209 NCP5209/D 12ATX MARKING 1p5
2005 - DFN20

Abstract: 40N03 EEUFJ0J 0A2A0 eeufj* panasonic eeufj JESD22 NTD85N02R NCP5220AMNR2 NCP5220AMNR2G
Text: Figure 16. S3 Mode without 12VATX , 0A-2A-0A http://onsemi.com 9 NCP5220A DETAILED OPERATION , , the BOOT undervoltage monitor block is then enabled. After 12VATX is ready and the BOOT UVLO is , , 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals, _5VDUALGD and , mode the 12VATX supply collapses. On transition of SLP_S3 from LOW to HIGH, the device returns to S0 , , 5VDUAL, SLP_S5 or 12VATX , is recycled. The main purpose is for fault protection, not for precise


Original
PDF NCP5220A NCP5220A NCP5220A/D DFN20 40N03 EEUFJ0J 0A2A0 eeufj* panasonic eeufj JESD22 NTD85N02R NCP5220AMNR2 NCP5220AMNR2G
2003 - MARKING 1p5

Abstract: No abstract text available
Text: . These UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively , transitions from LOW to HIGH in S0 mode the device goes into the S3 sleep mode. In S3 mode the 12VATX supply , 12VATX , is recycled. In S3 mode, this over-current protection feature is disabled. Feedback Compensation , pins. In S0 mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13-V Zener clamp , 12VATX is collapsed and the BOOT voltage is created by the Schottky diode between 5VDUAL and BOOT pins as


Original
PDF NCP5210 NCP5210, NCP5210/D MARKING 1p5
2003 - Not Available

Abstract: No abstract text available
Text: , 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals, _5VDUALGD and _BOOTGD , device goes into the S3 sleep mode. In S3 mode the 12VATX supply collapses. On transition of BUF_CUT from , over-current. The IC can be powered up again if one of the supply voltages, 5VDUAL or 12VATX , is recycled. In , , 12VATX is tied to BOOT pin through a Schottky diode as well. A 13-V Zener clamp circuit must clamp this boot strapping voltage produced by the flying capacitor in S0 mode. In S3 mode the 12VATX is collapsed


Original
PDF NCP5210 NCP5210, NCP5210/D
2004 - eeufj* panasonic

Abstract: NTD85N02R
Text: 12VATX , 0A-2A-0A http://onsemi.com 9 NCP5210 DETAILED OPERATION DESCRIPTIONS General S5-To-S0 , . These UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively , of BUF_CUT from LOW to HIGH in S0 mode triggers the device into S3 sleep mode. In S3 mode 12VATX , 12VATX , is recycled. The main purpose is for fault protection but not to be for an precise current limit , , 12VATX is tied to BOOT pin through a Schottky diode as well. A 13-V Zener clamp circuit must clamp this


Original
PDF NCP5210 NCP5210, NCP5210/D eeufj* panasonic NTD85N02R
2004 - p-MOSFET "soft start"

Abstract: ISL6506CBZ ISL6506CB ISL6506BCBZ ISL6506BCB ISL6506B ISL6506ACBZ ISL6506ACB ISL6506A ISL6506
Text: ) + - UV DETECTOR EA1 3V3AUX GND Typical Application 12VATX 5VSBY 3V3ATX 1k , , ISL6506A, ISL6506B 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VSB S3 S5 , in regulation (Figure 4). At time T5, the 12VATX rail has surpassed the 12V POR level. Time T6 is , /DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 0V 5VDLSB (5V/DIV , ramp up. At time T5, the 12VATX rail has exceeded the POR threshold for the ISL6506/B and ISL6506A


Original
PDF ISL6506, ISL6506A, ISL6506B ISL6506 p-MOSFET "soft start" ISL6506CBZ ISL6506CB ISL6506BCBZ ISL6506BCB ISL6506B ISL6506ACBZ ISL6506ACB ISL6506A
2011 - TB347

Abstract: TB363
Text: DETECTOR EA1 3V3AUX GND Typical Application 12VATX 5VSBY 3V3ATX 5VSBY 5VATX 1k , time t5, the 12VATX rail has surpassed the 12V POR level. Time t6 is three soft-start cycles after the , states is put in standby mode. 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VDUAL (1V/DIV) 5VSB (1V/DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V , supplies are enabled and begin to ramp up. At time t5, the 12VATX rail has exceeded the POR threshold


Original
PDF ISL6506BIBZ FN7814 ISL6506BIBZ TB347 TB363
2004 - 40N03

Abstract: capacitor 2200 mf Electrolytic Capacitor 3,300 mF NTD85N02R 505AB A115 JESD78 eeufj NCP5220MNR2 NCP5220MNR2G
Text: mV/div Time Base: 200 ms/div Figure 16. S3 Mode without 12VATX , 0A­2A­0A Figure 15. V1P5 , , the BOOT undervoltage monitor block is then enabled. After 12VATX is ready and the BOOT UVLO is , , 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals, _5VDUALGD and , mode the 12VATX supply collapses. On transition of SLP_S3 from LOW to HIGH, the device returns to S0 , BOOT pins. In S0 mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13 V Zener


Original
PDF NCP5220 NCP5220 NCP5220/D 40N03 capacitor 2200 mf Electrolytic Capacitor 3,300 mF NTD85N02R 505AB A115 JESD78 eeufj NCP5220MNR2 NCP5220MNR2G
2004 - "PWM Power Supplies"

Abstract: ECJ1VB1A224K EEUFJ0J Capacitor 100 nf 16 v c2210
Text: : 1.0 ms/div Figure 15. S3 Mode without 12VATX , 0A-2A-0A http://onsemi.com 9 NCP5210 , under voltage monitor block is then enabled. After 12VATX is ready and the BOOT UVLO is asserted LOW , UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two , BUF_CUT from LOW to HIGH in S0 mode triggers the device into S3 sleep mode. In S3 mode 12VATX supply , mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13-V Zener clamp circuit must


Original
PDF NCP5210 NCP5210, NCP5210/D "PWM Power Supplies" ECJ1VB1A224K EEUFJ0J Capacitor 100 nf 16 v c2210
2004 - DFN20

Abstract: eeufj* panasonic 40n03r
Text: Figure 15. VDDQ Source Current Transient, 0A-20A-0A Figure 16. S3 Mode without 12VATX , 0A-2A-0A , then enabled. After 12VATX is ready and the BOOT UVLO is asserted LOW, the ACPI control triggers this , diagram in Figure 18. These UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and , mode, triggers the device into the S3 sleep mode. In S3 mode the 12VATX supply collapses. On transition , powered up again if one of the supply voltages, 5VDUAL, SLP_S5 or 12VATX , is recycled. The main purpose is


Original
PDF NCP5220A NCP5220A/D DFN20 eeufj* panasonic 40n03r
2004 - 40n03

Abstract: 40n0 NTD85N02R
Text: , 0A­12A­0A Figure 16. S3 Mode without 12VATX , 0A­2A­0A http://onsemi.com 9 NCP5220 DETAILED , the preset levels, the BOOT undervoltage monitor block is then enabled. After 12VATX is ready and the , external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins respectively. Two control signals , mode the 12VATX supply collapses. On transition of SLP_S3 from LOW to HIGH, the device returns to S0 , up again if one of the supply voltages, 5VDUAL, SLP_S5 or 12VATX , is recycled. The main purpose is


Original
PDF NCP5220 NCP5220/D 40n03 40n0 NTD85N02R
2011 - Not Available

Abstract: No abstract text available
Text: 12VATX 5VSBY 3V3ATX 5VSBY 5VATX 1kΩ Cg (OPTIONAL) ISL6506BIBZ 2 SLP_S3 SLP_S5 , time t5, the 12VATX rail has surpassed the 12V POR level. Time t6 is three soft-start cycles after the , states is put in standby mode. 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VDUAL (1V/DIV) 5VSB (1V/DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V , supplies are enabled and begin to ramp up. At time t5, the 12VATX rail has exceeded the POR threshold


Original
PDF ISL6506BI 1-888-INTERSIL ISL6506BIBZ FN7814
2004 - 6506b

Abstract: ISL6506B ISL6506BCBZ transistor marking 15c ISL6506CBZ ISL6506CB ISL6506BCB ISL6506ACBZ ISL6506ACB ISL6506A
Text: Application 12VATX 5VSBY 3V3ATX 5VSBY 5VATX 1k Cg (OPTIONAL) ISL6506 2 SLP_S3 SLP_S5 , , ISL6506A, ISL6506B 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 5VSB (1V/DIV) 5VSB S3 S5 , t5, the 12VATX rail has surpassed the 12V POR level. Time t6 is three soft-start cycles after the , ) 5VSB (1V/DIV) 3.3VDUAL (2V/DIV) 12VATX (2V/DIV) 5VATX (1V/DIV) 3.3VATX (1V/DIV) 0V 5VDLSB , , the ATX supplies are enabled and begin to ramp up. At time t5, the 12VATX rail has exceeded the POR


Original
PDF ISL6506, ISL6506A, ISL6506B FN9141 ISL6506 6506b ISL6506B ISL6506BCBZ transistor marking 15c ISL6506CBZ ISL6506CB ISL6506BCB ISL6506ACBZ ISL6506ACB ISL6506A
2005 - MARKING 1p5

Abstract: No abstract text available
Text: Mode without 12VATX , 0A–2A–0A Figure 15. V1P5 Source Current Transient, 0A–12A–0A http , . After 12VATX is ready and the BOOT UVLO is asserted LOW, the ACPI control triggers this device from S5 , 18. These UVLOs monitor the external supplies, 5VDUAL and 12VATX , through 5VDUAL and BOOT pins , , triggers the device into the S3 sleep mode. In S3 mode the 12VATX supply collapses. On transition of , mode, 12VATX is tied to BOOT pin through a Schottky diode as well. A 13 V Zener clamp circuit must


Original
PDF NCP5220 NCP5220 NCP5220/D MARKING 1p5
Supplyframe Tracking Pixel