500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TPS68000DBTR Texas Instruments CCFL Controller for Full Bridge Phase Shift Topologies 30-TSSOP -40 to 85 visit Texas Instruments
TPS68000DBTRG4 Texas Instruments CCFL Controller for Full Bridge Phase Shift Topologies 30-TSSOP -40 to 85 visit Texas Instruments
TPS68000DBTG4 Texas Instruments CCFL Controller for Full Bridge Phase Shift Topologies 30-TSSOP -40 to 85 visit Texas Instruments
TPS68000DBT Texas Instruments CCFL Controller for Full Bridge Phase Shift Topologies 30-TSSOP -40 to 85 visit Texas Instruments
TPS68000EVM-161 Texas Instruments TPS68000 Evaluation Module visit Texas Instruments
TPS68000EVM-202 Texas Instruments TPS68000 Evaluation Module visit Texas Instruments

yamaha 68000

Catalog Datasheet MFG & Type PDF Document Tags

microprocessor 8086 block diagram

Abstract: YTD418 Network Interface for ISDN Basic Access YAMAHA I DDD4GÖ4 115 H YTD418 APPLICATION MANUAL C ATA LO G No. : LSI-6TD418A3 1996.12 r IMPORTANT NOTICE 1. Yamaha reserves the right to make changes to , carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for , . These Yamaha Products are designed only for commercial and normal industrial applications, and are not , expense. 3. Yamaha assumes no liability for incidental, consequential or special damages or injury that
-
OCR Scan
microprocessor 8086 block diagram 8086 block transfer program 114S524 DDD4101

6800 family DMA

Abstract: digital clock using 8086 YAMAHA' L S I NEW PRODUCT YM7405B ISDN Basic Access Interface with D-channel Packet 1 G en era , to 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family, 68000 family) · Data , Layer 3 microprocessor is in a write cycle. When a 6800/68000 is used, this pin connects to the R /W signal. Indicates th a t the Layer 3 microprocessor is in a read cycle. When a 68000 is used, this pin , type 8086 family (default) 68000 family Z80 family 6800 family Pull-up resistor 48 SYSCLK
-
OCR Scan
6800 family DMA digital clock using 8086 YM7405 JT-I430 JT-I430-

Nortel DMS 200 power consumption

Abstract: YTD436 16-bit microprocessor (8086 family, Z80 family, 6800 family, 68000 family) · Operates in one of two , Comparison of YAMAHA ISDN S/T Reference Point Interface LSIs YTD410 YM7405B YTD418 YTD423 YTD436 , MPU System interrupt controller (8086 , 68000 etc.) Figure : YTD436 Peripheral LSI Interface , 0.8V 2.2V 1V 2V 2. During Bus Master (68000 DMA Transfer Specified in REG1)(CL = 80 pF , /W t BGAZ DMA CYCLE Note: Hi-z is indicating the 68000 pin condition. The timing is based on
Yamaha
Original
Nortel DMS 200 power consumption DMS-100 YTD421 4TD436A3 CA95112

microprocessor 8086

Abstract: A23 203 diode Connects to 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family and 68000 family , ) System data bus (D0 ~ D15) Control signal bus CLK A0 ~ A23 D0 ~ D15 MPU (8086 , 68000 , Yamaha agent. IMPORTANT NOTICE 1. Yamaha reserves the right to make changes to its Products and to , and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and , Yamaha Products are designed only for commercial and normal industrial applications, and are not
Yamaha
Original
microprocessor 8086 A23 203 diode yamaha yamaha 68000 hdlc yamaha 40

YTD423

Abstract: NISSEI Corporation to 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family and 68000 family) Operates , (8086 , 68000 etc.) System interrupt controller 5 6 M,S,FA bit SYNC HW/B1, B2 bit CH-A HDLC , consideration on storage and soldering conditions. For detailed information, please contact your nearest Yamaha agent. 10 IMPORTANT NOTICE 1. Yamaha reserves the right to make changes to its Products and to , is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no
Yamaha
Original
NISSEI Corporation 100SQFP JT-1430 YTD423D YTD421B-E 20SSOP YTZ420-F

MR5 Relay

Abstract: IN4553 YAMAHA CORPORATION YM7405B CATALOG CATALOG No.:LSI-217405B2 1996.1 wm m YM7405B 2) L ayer 2 , 8-bit or 16-bit m icroprocessor (8086 fam ily, Z80 fam ily, 6800 family and 68000 family) · D ata , . W hen a 6800/68000 is used, this pin connects to the R/W signal. Indicates that the Layer 3 microprocessor is in a read cycle. W hen a 68000 is used, this pin connects to the AS signal. W hen a 6800 is , Layer 3 microprocessor. 80/68 H L H L 16/8 H H L L MPU type 8086 fam ily (default) 68000 fam ily Z80 fam
-
OCR Scan
7405B MR5 Relay IN4553 16AS15 ATIC 164 D2 44 pin QFP 100 pin 0121A 3K-0120

microprocessor 8086

Abstract: A23 203 diode Connects to 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family and 68000 family , ~ D15 YTD423 Decoder CS A0 ~ A23 (8086 , 68000 etc.) MPU D0 ~ D15 Control , Yamaha agent. IMPORTANT NOTICE 1. Yamaha reserves the right to make changes to its Products and to , and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and , Yamaha Products are designed only for commercial and normal industrial applications, and are not
Yamaha
Original
YTD428 yamaha rx

rtd 2486

Abstract: YM6063 YAMAHA L S I YM6063B CD- I Data Controller(CDC ) OUTLINE The CDC (CD-I Data Controller) is a , processing format, regardless of the maker-e.g. Yamaha, Sony, Sanyo, NEC, Mit subishi, Toshiba, Hitachi, or , connected with a 68000- type bus. CMOS, 5V power supply, 80 PIN QFP · · · · - YAMAHA CORPORATION YM6063B CATALOG CATALOG No. :LSI-2160633 1992.3 ^45524 00017ÛD 174 , (TC9200 cannot be connected directly), Hitachi Yamaha, Sony, Mitsubishi, N EC (MSB First) M aker "
-
OCR Scan
YM6063 rtd 2486 YAMAHA RA 200 cdi wiring diagram make dc cdi ADPCM NEC YM6064 YM7302 3K-0305

Yamaha OP

Abstract: YAMAHA' L S I Preliminary YM7303 IDN I 9 2 ( I S D N ba sic a c c e s s c o n tro lle r , connected to 8-bit or 16-bit m icroprocessors (8086 family, Z80, 6800, 68000) 2) D ata transfer method: D M , icroprocessor is in a write cycle. Connected to the R/W signal of 68000/6800. Indicates that the Layer 3 m icroprocessor is in a read cycle. Connected to the AS signal of a 68000, and E of a 6800. The YM7303 is selected , . . . . . 1 0 5 16/8 IN 1 0 i ' 1 0 0 M PUtype i 8086 fam ily (default) 68000 fam ily
-
OCR Scan
Yamaha OP IDN192 JT-Q920 5K-0520

YTD410

Abstract: YTD436 16-bit microprocessor (8086 family, 80186 family, 6800 family, 68000 family) · Operates in one of , Functional Comparison of YAMAHA ISDN S/T Interface LSIs FUNCTION YTD418 YTD423 YTD436 1992 , MPU System interrupt controller (8086 , 68000 etc.) -7- -8- HTD, LTD HRD, LRD , internal driver/receiver - 12 - PACKAGE OUTLINE - 13 - IMPORTANT NOTICE 1. Yamaha reserves , contained in this document has been carefully checked and is believed to be reliable. However, Yamaha
Yamaha
Original
4TD436A4

ROMO

Abstract: yamaha VDP , etc.) in a CD-I configuration. FEATURES · Direct interface capability with a 68000 MPU · An , pre-scaling timer counter · A built-in reset sequence circuit · CMOS, 5V power supply, 100 PIN QFP -YAMAHA , * BV R'W* DTACK* FC2 FC1 FCO BERR * D 7-DO 68000 Interface Seria! Interface RXDO TXDO , used when operating the 68000. When EXTROM* goes LOW during operation, ROMO and ROM1 are located at , prior notice. YAMAHA CORPORATIONAGENCY - YAMAHA CORPORATION Address inquiries to: Semi-conductor
-
OCR Scan
ROMO yamaha VDP yamaha ym LS1-2173022

microprocessor 8086

Abstract: htw 323 YAMAHA L S f YTD418 APPLICATION MANUAL IDNPHS User Network Interface for ISDN Basic Access YAMAHA YTD418 APPLICATION MANUAL CATALOG No. : LSI-6TD418A3 1996.12 / IMPORTANT , , 68000 family) · Data transfer method : DMA transfer · Primitive logical interface 4. Power-down mode , compatible N ote: For "YTD418 APPLICATION NOTE", please contact Yamaha. BLOCK DIAGRAM 2.1 U ser N etw , \z Control signal bus iz .\ z iz Iz AO - A23 DO - D15 Microprocessor (8086 , 68000
-
OCR Scan
htw 323 UPD70208 z80 qfp 80 pin basic microprocessor block diagram z80 family

digital clock using 8086

Abstract: JPC TRANSFORMER CATALOG analog driver and receiver. · Leased line capability (JT-I430-a). -YAMAHA CORPORATION YM7405 CATALOG , family, 6800 family and 68000 family) · Data transfer method: DMA. · Primitive logical interface. 4 , is in a write cycje. When a 6800/68000 is used, this pin connects to the R/W Indicates that the Layer 3 microprocessor is in a read cycle. When a 68000 is used, this pin connects to the , . 80/68 1 0 1 0 16/8 1 1 0 0 MPU type 8086 family (default) 68000 family Z80 family 6800 family fïWl
-
OCR Scan
JPC TRANSFORMER CATALOG LM 7405 A1-A15 D0-D15 G002222 CA95131 3K-0526

xxnx

Abstract: JRC 5002 receiver. · Leased line capability (JT-I430-a). -YAMAHA CORPORATION ^45524 , family, 6800 family and 68000 family) · Data transfer method: DMA transfer. · Primitive logical interface , . Indicates that the Layer 3 microprocessor is in a write IN cycle. When a 6800/68000 is used, this pin , read cycle. When a 68000 is used, this pin connects to the IN AS signal. When a 6800 is used, this pin , 8086 family (default) 68000 family Z80 family 6800 family Pull-up resistor Remarks AEN OUT 49
-
OCR Scan
xxnx JRC 5002 80TYP 00D4DDS

yamaha 68000

Abstract: yamaha ym power supply · · · · · · · -YAMAHA CORPORATION m S S E * ! 0 0 0 1 8 1 0 TT4 I , by the 68000-type MPU, converts CD-I format audio data (ADPCM) to 16 bits PCM data, and carries out , product are subject to improvement changes without prior notice. YAMAHA CORPORATIONAGENCY - YAMAHA , , Chuo-ku, Osaka City, Osaka, 542 Shinsaibashi Plaza Bldg. 4F Tel. 06-252-7980 Fax. 06-252-5615 YAMAHA , Tokyo Office Osaka Office U.S.A. Office Copying prohibited © 1987 YAMAHA CORPORATION
-
OCR Scan
sy65 LSI-2160643 3K-0920

YM6063

Abstract: cdi diagram YAMAHA YAMAHA' YM6064 CD-I ADPCM Decode Processor (ADP) OUTLINE This ADP is an LSI chip used for , 68000-type MPU, converts CD-I format audio data (ADPCM) to 16 bits PCM data, and carries out processing , specifications of this product are subject to improvement changes without prior notice. -YAMAHA CORPORATION- AGENCY - YAMAHA CORPORATION Address inquiries to: Semi-conductor Sales Department â  Head Office 203 , Shinsaibashi Plaza Bldg. 4F Tel. 06-252-7980 Fax. 06-252-5615 â  U.S.A. Office YAMAHA Systems Technology
-
OCR Scan
cdi diagram YAMAHA dc cdi diagram cdi dc TS04 yamaha dt 50 6 pin cdi M6064 35TYP

Nortel DMS 100

Abstract: 8086 block transfer 16-bit microprocessor (8086 family, 80186 family, 6800 family, 68000 family) · Operates in one of , Functional Comparison of YAMAHA ISDN S/T Interface LSIs FUNCTION YTD418 YTD423 YTD436 1992 , MPU System interrupt controller (8086 , 68000 etc.) -7- -8- HTD, LTD HRD, LRD , internal driver/receiver - 12 - PACKAGE OUTLINE - 13 - Yamaha
Yamaha
Original
Nortel DMS 100 8086 block transfer 8086 AND RELAY YTD436-S 4TD436A41

M3ER

Abstract: YAMAHA L 5 í I PRELIMINARY YDC112B CDC2 CD-ROM Data Controller 2 OUTLINE YDCl 12B(CDC2) is , interface, the LSI is directly connectable with "80x x" or "68000" bus. · T h e LSI can be connected with , . YAMAHA CORPORATION YDC112B CATALOG CATALOG No. : LSI-4DC112B0 1995. 7 mm m IPIN CONFIGURATION r , "H" or open : "80XX" CPU, "L" : "68000" CPU Host interface DMA mode select signal "H" or open , with "68000" CPU, "80xx" CPU, DMA controller or SCSI controller. DMA H H H H L L Note CPU BUS Host I/F
-
OCR Scan
M3ER 3K9507

Nortel DMS 200 power consumption

Abstract: 1S953 equivalent . 1.4 Functional Comparison of YAMAHA ISDN S /T Ref. Point Interface L S I s , ) . 5.1.5 Bus M aster (68000 DMA B u s-a rb itra tio n , 8-bit or 16-bit microprocessor (8086 family, Z80 family, 6800 family and 68000 family) · O perates , : Peripheral LSI Interface Block Diagram (8086,68000 etc.) ¡N Î O co to C O to H Ö 5' < r , R em arks 86 80/68 IN 80/68 H L H L 16/8 H H L L M PU type 8086 family 68000
-
OCR Scan
1S953 equivalent tokin 108 A311D s2097 LRD 216 YTD421B
Showing first 20 results.