500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
PCM1719E Texas Instruments 18-BIT DAC, PDSO28 visit Texas Instruments
COP432CN Texas Instruments SUCCESSIVE APPROXIMATION ADC visit Texas Instruments
ADC12038CIWMX Texas Instruments SUCCESSIVE APPROXIMATION ADC visit Texas Instruments
COP431CN Texas Instruments SUCCESSIVE APPROXIMATION ADC visit Texas Instruments
COP438CN Texas Instruments SUCCESSIVE APPROXIMATION ADC visit Texas Instruments
COP434CN Texas Instruments SUCCESSIVE APPROXIMATION ADC visit Texas Instruments

vhdl coding for analog to digital converter

Catalog Datasheet MFG & Type PDF Document Tags

SPICE As An AHDL

Abstract: digital to analog converter vhdl coding compatibility be the starting point for analog extensions to VHDL? THE Requirements Of An AHDL A variety of , simulator. 13) Uses the same language for both analog and digital models to support continuous time (analog , addition of analog extensions to VHDL or for adding VHDL as an extension to the mixed mode capabilities now , to various analog (time and temperature, differential equations) and digital (event scheduling , level (system, behavioral, or transistor) ADDING SPICE BASED ANALOG EXTENSIONS TO VHDL The following
-
Original

vhdl coding for analog to digital converter

Abstract: analog to digital converter vhdl coding -bit successive approximation register (SAR) analog to digital converter (ADC) with frequencies up to 600 ksps , library that enables you to manually code a testbench for analog signals. Manually coding a testbench , to digital converter (ADC), and a system frequency of 20 MHz (Figure 1-2 on page 7). The example , coding. To reserve the time slots for jump sequences, you can specify the number in "Use x slots for , tool to simulate the analog signals from the Analog System Builder. Here is sample VHDL code that
Actel
Original

4 bit binary multiplier Vhdl code

Abstract: system generator matlab ise -bit linear-light coding performs poorly for images to be viewed [Ref 2]. 12 or 14 bits per component are necessary , gray background on Figure 3. The Use fabric for adders checkbox, corresponding to the FABRIC_ADDS VHDL , Generator testbench is also provided to visually inspect output results. The code is parameterizable for , value for the R, G, B outputs COFFSET Integer 0 to 2OWIDTH-1 Offset value for the chroma (Cr , ROFFSET Integer 0 to 2OWIDTH-1 Offset value for the R output GOFFSET Integer 0 to
Xilinx
Original

4 bit binary multiplier Vhdl code

Abstract: DSP48 -bit linear-light coding performs poorly for images to be viewed [Ref 2]. 12 or 14 bits per component are necessary , . The Use fabric for adders checkbox, corresponding to the FABRIC_ADDS VHDL parameter, controls whether , Application Note: Virtex-4, Virtex-II, Virtex-II Pro, Spartan-3 R Color-Space Converter: RGB to , Generator testbench is also provided to visually inspect output results. The code is parameterizable for , YMAX Integer 0 to 2OWIDTH-1 Clipping value for the luma (Y) output YMIN Integer 0 to
Xilinx
Original

vhdl code for floating point matrix multiplication

Abstract: conversion of binary data into gray code in vhdl coding performs poorly for images to be viewed [Ref 2]. 12 or 14 bits per component are necessary to , gray background on Figure 3. The Use fabric for adders checkbox, corresponding to the FABRIC_ADDS VHDL , Generator testbench is also provided to visually inspect output results. The code is parameterizable for , ) data width 2OWIDTH-1 Clipping value for the R, G, B outputs RGBMAX Integer 0 to RGBMIN Integer 0 to 2OWIDTH-1 Clamping value for the R, G, B outputs COFFSET Integer 0
Xilinx
Original

vhdl coding for analog to digital converter

Abstract: TSMC 0.18 um CMOS for the ADC to return to specified characteristics after an out-of-range sample. Analog Input , provided to indicate out-of range conditions. Table 7 shows the digital output coding. A nominal , APPLICATIONS · TIMING GENERATOR DIGITAL CONTROL DIGITAL CORRECTION · · Dual 10-bit ADC Up to 120 , a fully differential multistage pipeline architecture with digital error correction to provide 10 , designed for high dynamic performance at input frequencies up to Nyquist and beyond. It thus represents
Nordic VLSI ASA
Original

vhdl coding for analog to digital converter

Abstract: vlsi design physical verification TIMING GENERATOR DIGITAL CONTROL DIGITAL CORRECTION · · Dual 10-bit ADC Up to 120 MSPS , differential multistage pipeline architecture with digital error correction to provide 10-bit accuracy from , for high dynamic performance at input frequencies up to Nyquist and beyond. It thus represents an ideal solution for demanding applications like broadband communication, digital imaging and multimedia , voltage that gives mid code. Out of Range Recovery Time The time required for the ADC to return to
Nordic VLSI ASA
Original

TSMC 0.18 um CMOS

Abstract: verilog code for adc for a 10-bit converter. Degradation of the SNDR only due to the effect of aperture jitter is given , digital output drivers are scaled to provide necessary current to drive on-chip logic. For applications , start-up times for the idle modes refer to electrical specifications in Table 2 and Table 3. DIGITAL , APPLICATIONS · TIMING GENERATOR DIGITAL CONTROL DIGITAL CORRECTION · · Dual 10-bit ADC Up to 110 , a fully differential multistage pipeline architecture with digital error correction to provide 10
Nordic VLSI ASA
Original

TSMC 0.18 um CMOS

Abstract: 0.18-um CMOS technology characteristics suitable for battery powered devices. Communication Receive Channel WLAN / HiperLan / 802.11x Digital , differential multistage pipeline architecture with digital error correction to provide 10-bit accuracy from , mixed-signal systems. The IP is designed for high dynamic performance at input frequencies up to Nyquist , External Reference Common Mode Voltage POWER SUPPLY Positive Analog Supply Voltage Positive Digital , The analog input frequency for which the measured input signal power has dropped by 3 dB
Nordic VLSI ASA
Original

verilog code pipeline square root

Abstract: tsmc cmos 0.13 um ] are provided to indicate out-of range conditions. Table 7 shows the digital output coding. A nominal , suitable for battery powered devices. Communication Receive Channel WLAN / HiperLan / 802.11x Digital , differential multistage pipeline architecture with digital error correction to provide 10-bit accuracy from , mixed-signal systems. The IP is designed for high dynamic performance at input frequencies up to Nyquist , External Reference Common Mode Voltage POWER SUPPLY Positive Analog Supply Voltage Positive Digital
Nordic VLSI ASA
Original

vhdl coding for analog to digital converter

Abstract: CL013G takes from a digital input is latched in, to the sample is converted and put on the analog output , must be bypassed to ground with 100 nF for stable operation and optimum performance. Digital Inputs , . Table 7 shows the digital input coding for mid and end codes for a full-scale current of 10 mA into , performance for update rates up to 400 MSPS. The IP includes edge-triggered input latches, an internal , Voltage Drift III 0 POWER SUPPLY Analog Positive Supply Voltage Digital Positive Supply Voltage
Nordic VLSI ASA
Original

TSMC 0.18 um CMOS

Abstract: vhdl coding for analog to digital converter fully differential multistage pipeline architecture with digital error correction to provide 12 , frequencies up to Nyquist and beyond. It thus represents an ideal solution for QUICK REFERENCE DATA , Analog Supply Voltage Positive Digital Supply Voltage Negative Supply Voltage Supply Current, Active , code. Analog Input Bandwidth The analog input frequency for which the measured input signal power , the input to the sample is converted and put on the digital output. Output Data Delay Time Output
Nordic VLSI ASA
Original

tsmc cmos 0.13 um

Abstract: digital to analog converter vhdl coding CMOS levels. Table 7 shows the digital input coding for mid and end codes for a full-scale current of , start-up times for the idle modes refer to electrical specifications in Table 2 and Table 3 DIGITAL , complementary segmented current source architecture to provide 10-bit dynamic performance for update rates up , at mid code input and the ideal mid output. Set-up time ( tSU ) Available time for input data to , is latched in, to the sample is converted and put on the analog output. Propagation Delay ( tPD
Nordic VLSI ASA
Original

tsmc cmos 0.13 um

Abstract: N-7075 standard binary offset coding at CMOS levels. Table 7 shows the digital input coding for mid and end , Converter IP FEATURES · · · · · DIGITAL CONTROL OPM[2:0] CLK0 IOUT0 LATCH · Dual , excellent dynamic performance for output frequencies up to Nyquist and beyond. The high performance also , digital-to-analog converter silicon IP. It uses a complementary segmented current source architecture to provide 10-bit dynamic performance for update rates up to 400 MSPS. The core includes edge-triggered input
Nordic VLSI ASA
Original

TSMC 0.18 um CMOS

Abstract: TSMC rf cmos 0.18 um time it takes from a digital input is latched in, to the sample is converted and put on the analog , MSPS Digital-to-Analog Converter IP Digital Inputs Operational Mode Control In addition to active , coding at CMOS levels. Table 8 shows the digital input coding for mid and end codes for a full-scale , for update rates up to 200 MSPS. The core includes edge-triggered input latches, an internal voltage , mid code input and the ideal mid output. The time it takes for the output to reach and remain
Nordic VLSI ASA
Original

verilog code for DFT

Abstract: toshiba ASIC different from or in addition to FPGA implementations. Other special cells like DACs (Digital to Analog Converter), ADCs (Analog to Digital Converter) , oscillators, and PLLs (Phase-Lock Loop) also have fixed , Static Timing Analysis Design for Test Multiple FPGAs to ASIC 5 Synchronous Design Techniques , 3. For the manufacturing test process, Toshiba needs test patterns to insure the correct operation , objective of finishing the ASIC. It is conceivable that after a DFT (Design for Test) review, changes to
Toshiba
Original

N-7075

Abstract: . It consumes only 12.5mW from 1.2V digital and analog power supply operating at 200MHzFUNCTIONAL , Voltage Drift Power Supply AVDD Analog, positive VDD Digital positive supply voltage VSS/AVSS , internal reference is enabled. Decoupling pin. Analog supply voltage ( +1.2V ). Digital supply voltage ( +1.2V ) . Analog ground. Digital ground. Power down pin. Turns off internal reference when high , either a fixed voltage to enhance accuracy and drift performance or a varying voltage for gain control
Nordic VLSI ASA
Original

ic cd4017 datasheet

Abstract: ic1 cd4017 , www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for , . The transformation ratio n is a function of inductances L1, L2, and LS. To Vote For This Design , . buffering to attenuate the digital 0.6 These inputs and outswitching noise of the device. puts form a , , For the dual 64-tap Xicor X9418 DCP converter. Measured data fell within 2 high-resolution , differential-signaling components. It is sometimes important to have hardware flexibility in M Using VHDL, you can
-
Original
CD4017 ic cd4017 datasheet ic1 cd4017 IC CD4017 ic1 cd4017 pin diagram SPICE MODEL OF CD4017 schematic diagram dc-ac inverter CD4093 CD4019 20-SEC CD4538 CD4072

CJ950

Abstract: CJ125 interfaces Analog interfaces Disable outputs 2 x general disable, up to 5 special disable Interfaces Features , the passenger weight and help the system to decide for appropriate action. Application Product V DD , ·Analog out for voltage and current measurement result · Window watchdog · Overvoltage protection VDD VVZP , vehicle and supply valuable data within the shortest possible time to the central airbag control unit for , analog or digital output. Suitable sensor interface ASICs with PAS interface are described on page 7 and
Bosch
Original
CJ950 CJ125 Cj135 CJ950 bosch CY146 SMI540 PLCC44 PLCC28 292000P0MW-C/CCA-201010-E

full wave controlled rectifier using RC triggering circuit

Abstract: Manchester CODING DECODING FPGA input registers. The digital to analog conversion is carried out using a first order sigma-delta , by a digital sigma delta modulator to generate the 512kHz bit stream which is converted to analog , applications where fast conversions are needed (e.g. for digital video signal processing). To give the best , system signal processing (for example filtering) and causes the digital control to count up when the , developed by Dialog Semiconductor are targeted to vertical markets, for example, Satellite Communications
Temic Semiconductors
Original
1N4148 full wave controlled rectifier using RC triggering circuit Manchester CODING DECODING FPGA low pass fir Filter VHDL code vhdl code manchester encoder analog to digital converter vhdl coding on soft speech scrambler 2N3019
Showing first 20 results.