NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: the mother code are G1=171OCT 171OCT for X output and G2=133 OCT for Y output. The two bit stream, X and Y , insertion. Core Modifications Source code uses VHDL generics in order to customize MW_DVB-T/H Modulator , core. VHDL Test Bench and Simulation Vectors used for verification are provided with the core. , AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale ... | Original |
7 pages, |
vhdl code for dvb-t 2 block diagram prbs generator in matlab vhdl code for qam OFDM CODES simulation for prbs generator in matlab ofdm predistortion prbs generator using vhdl OFDM matlab program CODES ofdm modulator MODULATOR ofdm ofdm code in vhdl datasheet abstract |
|
|||
| Abstract: for a range of puntured convolutional codes, based on a mother convolutional code of rate 1/2 with 64 , of the mother code are G1=171OCT 171OCT for X output and G2=133 OCT for Y output. The two bit stream, X and , symbols by guard interval insertion. Core Modifications Source code uses VHDL generics in order to , AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale ... | Original |
7 pages, |
modulator OFDM vhdl code for dvb-t OFDM Matlab code block diagram prbs generator in matlab ofdm transmitter vhdl code for interleaver vhdl code for frame synchronization vhdl code for block interleaver 16 QAM modulation matlab simulation for prbs generator in matlab vhdl code for ofdm transmitter ofdm code in vhdl datasheet abstract |
|
|||
| Abstract: S T ECB Electronic Code BookDES DSP PLD DSP DES IP DES IP , Altera Hardware Description Language VHDL Verilog HDL MegaWizard Plug-InMATLABSimulink VHDL , Corporation 5 IPLAN 802.11a OFDM 802.16HiperLAN/2 FEC IP FFT IP OFDM , GSMGlobal System for Mobile communication s s s s s s s DSP MMDS DVD VDSL LMDSLocal , 1DSP OFDM FEC OFDM DAB MMDS OFDM ASICASSPTime-to-Market 50% 6 OFDM ... | Original |
8 pages, |
altera CORDIC ip APEX CORDIC QAM modulation CORDIC vhdl altera EP20K100E EP20K1500E EP20K300E PHASE SHIFT KEYING dPSK TC1000 QAM verilog vhdl code for ofdm qpsk by simulink matlab vhdl code for cordic datasheet abstract |
|
|||
| Abstract: values. Core Modifications Source code uses VHDL generics in order to customize MW_DVB-T/H_FP Filter , AllianceCORE Facts Provided with Core Documentation User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale , Xilinx ISE User Constrains File VHDL Test Bench and Test Vectors Instantiation Templates VHDL , microcontroller interface could be added Table 1: Example Implementation Statistics for Xilinx® FPGAs Fmax ... | Original |
7 pages, |
vhdl code for modulation vhdl code for dvb-t 2 vhdl code for dvb-t ofdm code in vhdl MW_DVB-T/H_A error correction code in vhdl vhdl code for ofdm digital IIR Filter VHDL code code iir filter in vhdl datasheet abstract |
|
|||
| Abstract: as clear-text VHDL, including a MATLAB bit-accurate simulation model u5 Linear Mapping Vectoring Mode Rotating Mode Crest factor reduction (CFR) reference design for OFDM Altera supplies , for orthogonal frequency division multiplexing (OFDM)-based systems including WiMAX and 3GPP LongTerm , Altera's crest factor reduction (CFR) reference design for Code Division Multiple Access (CDMA) systems is , technology. Ready for the rigors of digital signal processing (DSP), Altera programmable solutions along with ... | Original |
2 pages, |
vhdl code for lte channel coding OFDM FFT CPRI vhdl code for vector cordic MATLAB code for decimation filter fft using fpga vhdl matlab code for mimo wireless ,matlab code for mimo ofdm CORDIC vhdl altera VHDL for decimation filter vhdl code for CDMA papr in ofdm using matlab datasheet abstract |
|
|||
| Abstract: comtech aha corporation PRODUCT BRIEF IEEE 802.16a COMPLIANT TURBO PRODUCT CODE DECODER ASIC CORE INTRODUCTION The IEEE 802.16a standard compliant TPC core implements the Turbo Product Code (also called Block Turbo Code) Forward Error Correction (FEC) decoding. (A TPC Encoder core is also available.) AHA delivers a VHDL or Verilog netlist for integration into an ASIC. This core implements the same code shortening schemes as in the standard. Removing X axis rows, Y axis columns, and bits from ... | Original |
3 pages, |
AHA4541 AHA4540 Net-list AHA4524 Turbo Decoder AHA4501 3 to 8 bit decoder vhdl IEEE format vhdl code for turbo vhdl code for modulation Comtech Aha btc 144 error correction code in vhdl vhdl coding for turbo code datasheet abstract |
|
|||
| Abstract: Modifications Source code uses VHDL generics in order to customize MW_DVB-T/H_F Filter Core. MindWay S.r.l. , performed on the core. VHDL Test Bench and Simulation Vectors used for verification are provided with the , AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale , Xilinx ISE User Constrains File VHDL Test Bench and Test Vectors Instantiation Templates VHDL ... | Original |
6 pages, |
digital clock vhdl code MODULATOR ofdm vhdl code for digital clock microcontroller using vhdl vhdl code for modulation DVB-T modulator datasheet DVB-T OFDM Matlab code Xilinx asi ofdm modulator dvb-t transmitters vhdl code for dvb-t datasheet abstract |
|
|||
| Abstract: generate high-level simulation output files for the MATLAB and Simulink software as well as and VHDL or , , they offer OFDM has recently surged in popularity for wireless systems. Broadcast applications such , ® Signal Processing IP Megafunctions Signal Processing Solutions for System-on-a , for Existing Designs portfolio-including MegaCore® and Altera Megafunction Signal processing IP , code while enjoying the PLD You can download signal processing IP functions benefits of hardware ... | Original |
8 pages, |
turbo codes matlab simulation program digital IIR Filter VHDL code 802.11a vhdl interleaver verilog code for fir filter fir filter coding for gui in matlab verilog coding for fir filter mini project simulink qpsk demapper VHDL CODE verilog code for 64 point fft turbo codes qam system matlab code vhdl code for ofdm transmitter datasheet abstract |
|
|||
| Abstract: the OFDM Kernel. Figure 11. Directory Structure wimax_ofdma source Contains the source code for , An OFDM FFT Kernel for WiMAX Application Note 452 February 2007, Version 1.0 Introduction , the development of wireless OFDM transceivers such as those required for the deployment of mobile , , Stratix® II, and Stratix III, FPGAs for implementing OFDM symbol-level modulation. Key Features of the Reference Design The OFDM kernel has the following key features: Support for 128, 512 ... | Original |
16 pages, |
ofdm modem lte P802 ieee floating point multiplier vhdl EP2S60F1020C4 EP2C70F672C7 AN83 AN-450 AN-412 ofdm circuit OFDM vhdl code for FFT 256 point vhdl source code for fft vhdl code for FFT datasheet abstract |
|
|||
| Abstract: correction is clocked by a 27MHz reference clock. Core Modifications Source code uses VHDL generics in , Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale , Xilinx ISE User Constrains File VHDL Test Bench and Test Vectors Instantiation Templates VHDL , flags available for start up and continuous test and management Table 1: Example Implementation ... | Original |
7 pages, |
parallel interface vhdl MW_DVB-T/H Modulator Core vhdl code for dvb-t 2 vhdl code for modulation vhdl code for ofdm vhdl code for spi vhdl code Linear block code catv DISTRIBUTION NETWORK diagram dvb-t transmitters OFDM Matlab code audio file in vhdl code serial parallel transport stream datasheet abstract |
|
|||