500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ONET1131ECRSMR Texas Instruments Externally Modulated Laser Driver With Integrated Clock and Data Recovery (CDR) 32-VQFN -40 to 100 visit Texas Instruments Buy
ONET1131ECRSMT Texas Instruments Externally Modulated Laser Driver With Integrated Clock and Data Recovery (CDR) 32-VQFN -40 to 100 visit Texas Instruments
ARF29-6921H Texas Instruments 500 mW OEM TRX with Rx clock recovery function visit Texas Instruments
ARF29-6921G Texas Instruments 500 mW OEM TRX with Rx clock recovery function visit Texas Instruments
XTNETA1622DW Texas Instruments 622.08-MHz Clock-Recovery Device 20-SOIC -40 to 85 visit Texas Instruments
DS92LV1212TMSA/NOPB Texas Instruments 16 MHz - 40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery 28-SSOP visit Texas Instruments

vhdl code for clock and data recovery

Catalog Datasheet MFG & Type PDF Document Tags

cyclic redundancy check verilog source

Abstract: vhdl code manchester encoder are used to define the size/boundary of a data cell. With a nonself clocking code, since the clock and , as reference for clock recovery, center sampling mdi Input Serial manchester data input , and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are , Download, page 6 for instructions. Introduction Manchester code is defined, and the advantages , data cell, and a logic "0" is represented by a low level. Manchester code represents binary values by
Xilinx
Original

vhdl code manchester encoder

Abstract: manchester verilog decoder Manchester code ranges from clock/2, occurring when the data pattern is alternating "1s" and "0s", to clock , nonself clocking code, since the clock and data are distinct, there can be skew between clock and data , VHDL (or Verilog) source code and test benches are available for this design. THE DESIGN IS PROVIDED , and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are , 6 for instructions. Introduction Manchester code is defined, and the advantages relative to
Xilinx
Original

vhdl code manchester encoder

Abstract: vhdl code for manchester decoder Manchester code ranges from clock/2, occurring when the data pattern is alternating "1s" and "0s", to clock , nonself clocking code, since the clock and data are distinct, there can be skew between clock and data , Download R VHDL (or Verilog) source code and test benches are available for this design. THE DESIGN , and Verilog source code for a Manchester Encoder Decoder. The reasons to use Manchester code are , 6 for instructions. Introduction Manchester code is defined, and the advantages relative to
Xilinx
Original

vhdl code for clock and data recovery

Abstract: vhdl code for PLL using an accompanying clock signal, the clock and data recovery (CDR) function must be performed on the , perform the clock data recovery. The Differential Manchester code is an alternative to the standard , code, makes the extraction of the data and the clock information from the serial data possible , (transmit channel) · No need for parity insertion and checking · Clock recovery based on the oversampling , Differential Manchester code, provides accurate sampling and recovery of each data bit. With differential
Lattice Semiconductor
Original

vhdl code switch layer 2

Abstract: vhdl code for bus invert coding circuit cycle is the start of a cell TxCLK Clock for Tx signals and data RxDATA[0:7] Data lines for , ribbon Clock for Rx signals and data Problems with Parallel Buses The difficulty with the use of , conductors for one signal). Both clock and data information must be included The main advantages of a , . Multiplication and Clock/Data Recovery PLLs of frequency lock. In order to reliably perform clock recovery , waits for a pause in the data stream back to the ATM layer side, and inserts a FIFO Not Full" code in
Cypress Semiconductor
Original

vhdl code for rs232 receiver

Abstract: low pass Filter VHDL code Clock for Tx signals and data RxDATA[0:7] Data lines for receive (from PHY to ATM layer) RxENB , Layer Clock for Rx signals and data Higher Layers ATM Adaptation Layer (AAL) ATM Layer Physical , multiplication and clock recovery are shown in Figure 8. The method by which a serial data transfer , into parallel data and a transmit clock. The FIFO provides buffering for the transmit interface, and , " block was required to configure the DC-202 for proper operation. VHDL code for the "Framer and
Cypress Semiconductor
Original
vhdl code for rs232 receiver low pass Filter VHDL code vhdl code for parallel to serial converter vhdl code for phase frequency detector vhdl code switch layer 2 vhdl code for rs232 sender

vhdl code for deserializer

Abstract: vhdl code for rs232 receiver * UTOPIA Applications Clock for Tx signals and data RxDATA[0:7] Clock for Rx signals and data , Detector Data Clock Clock/Data Recovery PLL Figure 8. Multiplication and Clock/Data Recovery PLLs , Interface block was required to configure the DC-202 for proper operation. VHDL code for the Framer and , is a standard defined by the ATM forum for moving data between the physical (or PHY) and , or ground) or differential (requiring a signal and its complement). Both clock and data information
Cypress Semiconductor
Original
vhdl code for deserializer free vhdl code for pll vhdl code for clock and data recovery vhdl code cy7b933 serial-link

vhdl code for clock and data recovery

Abstract: XAPP671 source-synchronous applications, clock and data recovery are essential. The most prevalent method of clock and data recovery using Xilinx devices is oversampling incoming data with multiple phases of the clock generated by , buffers for four channels and instantiates four tap_ctrl_lut components. The portion of the data recovery , 311 MHz clocks (0° and 180° phase) used for data sampling and one 155 MHz clock for driving the data , reference design also shows successful recovery of data even when the receive sampling clock is out of
Xilinx
Original
XAPP671 vhdl code 32bit LFSR vhdl code 16 bit LFSR with VHDL simulation output verilog code 16 bit LFSR verilog code 8 bit LFSR XC2V1000

vhdl code for loop filter of digital PLL

Abstract: vhdl code for All Digital PLL Application Note: Virtex and Spartan FPGA Families Clock Data Recovery Design Techniques for E1 , compliant digital clock data recovery (CDR) circuit and jitter attenuator for 2.048 Mb/s (E1) and 1.544 Mb , functions for E1 and T1 lines: · Clock data recovery when the input is data · Jitter attenuation , clock recovery and jitter attenuation functionality in the low frequency range using the SelectIOTM , , and Korea These data rates are the first aggregation level for phone calls: 32 phone calls in an E1
Xilinx
Original
XAPP868 vhdl code for loop filter of digital PLL vhdl code for All Digital PLL vhdl code for 16 prbs generator vhdl code for DCO prbs generator using vhdl E1 pdh vhdl

verilog code for lvds driver

Abstract: parallel to serial conversion vhdl from lvds number of modes. In Clock Data Recovery (CDR) mode, clock is encoded in the data stream and CDR recovers , eliminates the need for a separate clock channel and assures that the clock and data are in phase. Thus, the , HSTCLK REFCLK CSLOCK V div SS_CLKOUT N div Clock and Data Recovery Each receiver channel has its own CDRPLL (Digital Phase-Locked Loop: DPLL) for Clock Data Recovery. The Clock Recovery , core logic. Figure 4. Clock and Data Recovery Block Clock / Data Recovery CDRPLL SIN Phase
Lattice Semiconductor
Original
10B12B 8B10B verilog code for lvds driver parallel to serial conversion vhdl from lvds vhdl code for lvds driver parallel to serial conversion vhdl IEEE format verilog DPLL TN1020 TN1000 1-800-LATTICE

RTAX2000

Abstract: leon3 implemented VHDL records and are not shown in detail. clk Clock & Reset rst txclk swni.d SpaceWire , for the AHB interface (system clock), one for the transmitter and one or two for the receiver , transmitter. External LVDS drivers are needed for the data and strobe signals. D S Transmitter , in a separate clock domain which runs on a clock generated from the received data and strobe signals , (DC) - 1 if a CRC error was detected for the data and 0 otherwise. 29 Header CRC (HC) - 1 if a
Aeroflex
Original
ECSS-E-ST-50-11C RTAX2000 leon3 LEON3FT STK4050II KEY Component for MIL-STD-1553 IP Core for FPGA ahb fsm ECSS-E-ST-50-12C

verilog code for 10 gb ethernet

Abstract: testbench verilog ram 16 x 4 support clock recovery and optical transmission. The polynomial used for scrambling is specified in the , application notes. The MAC side consists of a 64-bit data bus and 8-bit control bus for each transmit and , tolerance block is responsible for synchronizing the data packets to the higher speed interface clock , FIFO half full. The FIFO also holds data for the gearbox and Framesync blocks so that they can , 156.25 MHz clock associated with 10-Gigabit Media (XG) data inputs and outputs (BUFG should be placed
Xilinx
Original
XAPP775 XAPP677 verilog code for 10 gb ethernet testbench verilog ram 16 x 4 66-BIT testbench of an ethernet transmitter in verilog testbench verilog ram 16 x 8 verilog code for 16 bit common bus XAPP606 ML10G XAPP268 XAPP622 644-MH

1. Mobile Computing block diagram

Abstract: vhdl code for sdram controller . DQ[15:0] Mobile SDRAM Xilinx CPLD VHDL Code sdram_dq[7:0] Bidirectional 16-bit data bus , asserts control signals that are used internally by the CPLD for reading/writing data and generating the , , reset, 24-bit address bus, 16-bit data bus, and 4-bit command bus. Excluding the system clock, all , done with testbench logic. The testbench is responsible for generating the address, data and command , XAPP394 (v1.1) December 1, 2003 Summary This document describes the VHDL design for interfacing
Xilinx
Original
XC2C32 XC2C64 XC2C128 XC2C256 1. Mobile Computing block diagram vhdl code for sdram controller vhdl sdram xilinx cross Mobile SDRAM xilinx vhdl code XC2C384 XC2C512

XAPP029

Abstract: adc controller vhdl code FIFOs using the Block SelectRAM+ memory in the Spartan-II FPGAs. Verilog and VHDL code is available for , the XC3000 series of FPGA devices. This information supplements the data sheets, and is provided for , supply current incrementally for an operating device. XAPP126 Data Generation and Configuration for , that developers will find helpful for both code creation and hardware development. Examples of hardware , . Knowing bit locations is the basis for accessing and altering on-chip data. FPGA applications can be built
Xilinx
Original
XAPP029 adc controller vhdl code verilog rtl code of Crossbar Switch Insight Spartan-II demo board vhdl code for pn sequence generator XAPP172 Q4-01 XAPP004 XAPP005 XAPP007 XAPP008 XAPP009

vhdl code for sdr sdram controller

Abstract: vhdl sdram HDL code for the specific delays and clock period (tCK). According to these timing values, the number , gone through the 100s delay for power and clock stabilization. sys_CK In System interface , only for read cycles and indicates the data currently present on the system interface data bus sys_D , for SDRAM based on iState and cState. The data path module performs the data latching and dispatching , , burst access and pipeline features. For high-end applications using processors such as Motorola MPC
Lattice Semiconductor
Original
RD1010 4000ZE vhdl code for sdr sdram controller sdram verilog LC4256ZE sdram controller LCMXO2280C-3T100C LFXP2-5E-5FT256C LFXP20C-5F484C LFECP33E-5F484C LC4256ZE-5TN100C LSI5512VE-155LB272

XC2s250e

Abstract: xilinx XC3S200 and for the CAN network analysis, there may be instances where the source code modification is , , VirtexTM-II Pro, VirtexTM ­ Pro X, VirtexTM-4 FPGAs · Prepared for Xilinx Platform Studio (XPS) and the EDK , , transmission abort, automatic Bus Off recovery · Error handling and fault confinement supported · Automatic CRC code generation and check up · Supported baud rates up to 1 Mbit per second · Separated global masking feature and frame type recording for Standard and Extended CAN frames · Support for auto baud
Xilinx
Original
XC2s250e xilinx XC3S200 DSP48 RX 3E

xc3s50atq144

Abstract: xc3s50a-tq144 transmission code ideally suited for high-speed local area networks and serial data links. For all new FPGA , a guaranteed transition density, which permits clock recovery from the data stream. The special , their bit pattern never occurs in a string of data symbols and for this reason can be used to determine , (RUN_DISP), Disparity Error (DISP_ERR), Code Error (CODE_ERR), Symbol Disparity (SYM_DISP), and New Data , ), Command Output (KOUT), Code Error (CODE_ERR), and New Data (ND) are registered at the rising edge of the
Xilinx
Original
XAPP1112 XAPP1122 xc3s50atq144 xc3s50a-tq144 xc5vlx20t-ff323 16 word 8 bit ram using vhdl

digital clock using logic gates

Abstract: vhdl code for 4 bit ripple COUNTER Assistant" on page 5­15 "Targeting Clock and Register-Control Architectural Features" on page 5­44 For , of the clock (usually the rising edge), the data inputs of registers are sampled and transferred to , timing requirements are met: Before an active clock edge, the data input has been stable for at least the setup time of the register After an active clock edge, the data input remains stable for at , creating HDL code, and it cannot be set by EDA tools. The pulse may not be wide enough for the application
Altera
Original
QII51006-7 digital clock using logic gates vhdl code for 4 bit ripple COUNTER A101 A102 A103 A104

xc3s50atq144

Abstract: xc5vlx20t-ff323 transmission code ideally suited for high-speed local area networks and serial data links. For all new FPGA , a guaranteed transition density, which permits clock recovery from the data stream. The special , one clock period, the consecutive symbols are generated with the same running disparity and for this , transmission code identifies 256 valid data characters and 12 special characters. With only 12 defined special , VHDL source code and Perl scripts to customize the design, synthesize it in XST, and implement it
Xilinx
Original
8B10B ansi encoder 8b/10b encoder vol encoder

vhdl sdram

Abstract: LFXP2-5E HDL code for the specific delays and clock period (tCK). According to these timing values, the number , gone through the 100s delay for power and clock stabilization. sys_CK In System interface , only for read cycles and indicates the data currently present on the system interface data bus sys_D , for SDRAM based on iState and cState. The data path module performs the data latching and dispatching , , burst access and pipeline features. For high-end applications using processors such as Motorola MPC
Lattice Semiconductor
Original
LFXP2-5E ispLSI5512VE MT48LC32M4A2 signal path designer
Showing first 20 results.