500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
CYCLONE-3-MERCURYCODE-REF Texas Instruments Cyclone III-based MercuryCode
STELLARIS-3P-CODER-DPROBE430-DEVBD Texas Instruments Red Suite 2
TPS73030YZQT Texas Instruments Low-Noise, High PSRR, RF 200-mA Low-Dropout Linear Regulators 5-DSBGA -40 to 85
TLV62130ARGTT Texas Instruments 3-17V 3A Step-Down Converter with DCS-Control in 3x3 QFN Package 16-QFN -40 to 85
SN74AC11000N Texas Instruments AC SERIES, QUAD 2-INPUT NAND GATE, PDIP16
SN74AC11000D Texas Instruments AC SERIES, QUAD 2-INPUT NAND GATE, PDSO16

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : TESTO SAVERIS 2-H1 Supplier : Testo Manufacturer : Newark element14 Stock : - Best Price : $242.5400 Price Each : $294.28
Part : TESTO SAVERIS 2-H2 Supplier : Testo Manufacturer : Newark element14 Stock : 2 Best Price : $225.3500 Price Each : $273.4200
Part : TESTO SAVERIS 2-T1 Supplier : Testo Manufacturer : Newark element14 Stock : 4 Best Price : $126.61 Price Each : $156.87
Part : TESTO SAVERIS 2-T2 Supplier : Testo Manufacturer : Newark element14 Stock : 5 Best Price : $153.7400 Price Each : $190.48
Part : TESTO SAVERIS 2-T3 Supplier : Testo Manufacturer : Newark element14 Stock : 2 Best Price : $193.7900 Price Each : $235.13
Part : 6000485/SL5010BOARD/VERIZON Supplier : Sierra Wireless Manufacturer : Richardson RFPD Stock : 2 Best Price : $93.75 Price Each : $93.75
Part : D12MG-COVER-IR Supplier : Gainta Enclosures Manufacturer : TME Electronic Components Stock : 100 Best Price : $0.99 Price Each : $1.24
Part : D5MG-COVER-IR Supplier : Gainta Enclosures Manufacturer : TME Electronic Components Stock : 100 Best Price : $0.66 Price Each : $0.82
Part : D9MG-COVER-IR Supplier : Gainta Enclosures Manufacturer : TME Electronic Components Stock : 9 Best Price : $0.75 Price Each : $0.92
Part : TESTO SAVERIS 2-H1 WIFI 0572 2004 Supplier : Testo Manufacturer : TME Electronic Components Stock : 1 Best Price : $257.25 Price Each : $257.25
Part : TESTO SAVERIS 2-H2 WIFI 0572 2005 Supplier : Testo Manufacturer : TME Electronic Components Stock : 1 Best Price : $262.3900 Price Each : $262.3900
Part : TESTO SAVERIS 2-T1 WIFI 0572 2001 Supplier : Testo Manufacturer : TME Electronic Components Stock : 2 Best Price : $136.6000 Price Each : $136.6000
Part : TESTO SAVERIS 2-T2 WIFI 0572 2002 Supplier : Testo Manufacturer : TME Electronic Components Stock : 1 Best Price : $171.0700 Price Each : $171.0700
Part : TESTO SAVERIS 2-T3 WIFI 0572 2003 Supplier : Testo Manufacturer : TME Electronic Components Stock : 1 Best Price : $227.92 Price Each : $227.92
Part : TESTO SAVERIS 2-H1 Supplier : Testo Manufacturer : element14 Asia-Pacific Stock : - Best Price : $286.56 Price Each : $286.56
Part : TESTO SAVERIS 2-H2 Supplier : Testo Manufacturer : element14 Asia-Pacific Stock : 2 Best Price : $266.2560 Price Each : $266.2560
Part : TESTO SAVERIS 2-T1 Supplier : Testo Manufacturer : element14 Asia-Pacific Stock : 4 Best Price : $141.12 Price Each : $141.12
Part : TESTO SAVERIS 2-T2 Supplier : Testo Manufacturer : element14 Asia-Pacific Stock : 5 Best Price : $171.36 Price Each : $171.36
Part : TESTO SAVERIS 2-T3 Supplier : Testo Manufacturer : element14 Asia-Pacific Stock : 4 Best Price : $228.9600 Price Each : $228.9600
Part : TESTO SAVERIS 2-H2 Supplier : Testo Manufacturer : Farnell element14 Stock : 2 Best Price : £184.9000 Price Each : £184.9000
Part : TESTO SAVERIS 2-T1 Supplier : Testo Manufacturer : Farnell element14 Stock : 4 Best Price : £98.00 Price Each : £98.00
Part : TESTO SAVERIS 2-T2 Supplier : Testo Manufacturer : Farnell element14 Stock : 5 Best Price : £119.00 Price Each : £119.00
Part : TESTO SAVERIS 2-T3 Supplier : Testo Manufacturer : Farnell element14 Stock : 4 Best Price : £159.00 Price Each : £159.00
Part : 1XRTT IN-A-BOX CE910 VERIZON Supplier : Telit Communications Manufacturer : Symmetry Electronics Stock : 1 Best Price : $595.00 Price Each : $595.00
Part : EVDO IN-A-BOX DE910 VERIZON Supplier : Telit Communications Manufacturer : Symmetry Electronics Stock : - Best Price : $600.00 Price Each : $600.00
Part : LTE-IN-A-BOX-VERIZON-CAT1 Supplier : Telit Communications Manufacturer : Symmetry Electronics Stock : 1 Best Price : $470.9500 Price Each : $470.9500
Part : LTE-IN-A-BOX-VERIZON-SM Supplier : Telit Communications Manufacturer : Symmetry Electronics Stock : 1 Best Price : $625.00 Price Each : $625.00
Shipping cost not included. Currency conversions are estimated. 

verilog code for communication between fpga kits

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: pins, embedded processors, and embedded memory blocks-the design software and development kits for , a standard feature. Offers seamless interface for passing information and design processing between , and automatically convert to a VHDL or Verilog file for synthesis and simulation using , and optimized design. Simulates HDL code using a VHDL or Verilog HDL testbench stimuli. MA , wide range of development kits, each addressing particular discipline challenges. For example, the DSP Altera
Original
ep20k100 board verilog code arm processor SG-TOOLS-18
Abstract: industry-leading design software and development kits that provide a complete design environment for developing , seamless interface for passing information and design processing between the Quartus II software and third-party EDA software. Provides colored syntax-sensitive editors for VHDL, Verilog HDL, and Altera , information in graphical format and automatically convert to a VHDL or Verilog file for synthesis and , optimized design. ModelSim-Altera Simulates HDL code using a VHDL or Verilog HDL Altera
Original
c flex 700 excalibur APEX development board nios EPXA-DEVKIT-XA10D apex ep20k400 sopc development board nios development kit cyclone edition EPXA10-DEV-BOARD SG-TOOLS-19
Abstract: netlists, implementation constraint files, simulation models and instantiation code for VHDL and Verilog , FPGA family which is ideally suited to support design resuse. For the latest most detailed information , , but also for industrial computers, communication switches, routers, and instrumentation. It solves a , . Generates unique netlists, implementation constraint files, simulation models and instantiation code for VHDL and Verilog Design Kits available with 64-bit and 32-bit prototyping boards, driver development Xilinx
Original
Peripheral interface 8279 notes vhdl code for FFT 32 point verilog for 8 point fft in xilinx XCS40PQ208 verilog code for 64 point fft verilog code of 16 bit comparator PCI64 PCI32
Abstract: files, simulation models and instantiation code for VHDL and Verilog · Specially trained XPERTS , FPGA family which is ideally suited to support design resuse. For the latest most detailed information , . Generates unique netlists, implementation constraint files, simulation models and instantiation code for VHDL and Verilog Design Kits available with 64-bit and 32-bit prototyping boards, driver development , Designs for FPGAs R February 15, 2000 (v3.0) 0 2* Background Designers everywhere are Xilinx
Original
verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft VHDL CODE FOR 8255 16 point FFT verilog code for virtex 6
Abstract: FPGA. The hardware interface is a connection between the TMS320C6416 processor's External Memory Interface (EMIF) and the first-in first-out (FIFO) buffers on the FPGA. f For more information on the , ) files and C source code for the TMS320C6416 processor. Background This section provides background information and describes basic concepts for using an FPGA as a co-processor to a programmable digital , implementation in the FPGA, enabling power-efficient multichannel designs (useful in communication systems Altera
Original
tms320c6416 emif 64 point FFT radix-4 VHDL documentation verilog code for FFT fft fpga code Altera fft megacore TI6416 TMS320C6000 EP2C35
Abstract: FPGA users. These vendors, called AMPP partners, develop IP that is optimized for Altera devices and , partnership between Altera and software IP providers for processor-based SOPC solutions. AMPP software , applications. Highlighted by the industry's first C-code-based design flow for programmable logic, the Code , triple-DES encryption. Using an FPGA for encryption makes it easy to implement DES in any operating mode or , Wireless broadband modems · Global system for mobile communication (GSM) edge basestations · MMDS Altera
Original
soft 16 QAM modulation matlab code verilog code for ofdm transmitter vhdl code for ofdm transmitter E1 pdh vhdl turbo codes matlab simulation program uart 16750 ARM922T
Abstract: in the FPGA to the external devices 4. Writing C/C+ software application for your custom , starter development board includes integrated USB-Blaster circuitry for FPGA programming. The USB Blaster driver software is provided with the Quartus II software installation. Communication between the , cable with HSMC connectors on each end going between the two boards. This detail was removed for , the LCD Multimedia Daughtercard Reference Manual for details) Within the FPGA is the Nios II Altera
Original
SD-Card holders altera Date Code Formats Cyclone 2 CYCLONE 3 ep3c25f324* FPGA UART using VHDL rs232 driver lcd photo frame video player CYCLONE III EP3C25F324 FPGA P25-36209-01 UG-01025-1
Abstract: ? . D­2 Where can I get full Quartus II projects and source code for ready-to-run demonstrations , Pre-built embedded applications with source code to serve as examples for software device driver , software packages for embedded development Altera Corporation July 2010 My first FPGA , Nios II is a fully configurable 32-bit processor optimized for use in Altera's FPGA. The embedded , design for the board entitled "standard" is located in the altera\\kits\ cycloneIII Altera
Original
Ethernet-MAC using vhdl SD host controller vhdl graphic lcd panel fpga example EP3C25F324 INTEL 8751 embedded system projects P25-36209-03
Abstract: Search for IP, Development Kits and Reference Designs. Quartus II Handbook Version 10.0 Volume 4: SOPC , the system. The top-level HDL file is named .v for Verilog HDL designs and , included as part of the Quartus II software. For a quick introduction on how to use SOPC Builder, follow , general-purpose tool for creating systems that may or may not contain a processor and may include a soft , generates either Verilog HDL or VHDL equally. In addition to its role as a system generation tool, SOPC Altera
Original
QII54001-10 avalon vhdl UART using VHDL Builder microcontroller using vhdl vhdl code for ddr2
Abstract: EP2S60F1020C4 FPGA. For more information on the Stratix II DSP development board, refer to Stratix II EP2S60 , IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators Support for OpenCore® Plus evaluation DSP Builder ready Altera Corporation FPGA Co-Processor , point-to-point connection between two blocks of logic with flexible flow control for master-to-slave and , with the sine wave data for the EDMA Resets the FPGA co-processor and FIFO buffers Initializes the TI Altera
Original
vhdl code for radix-4 fft vhdl code for 16 point radix 2 FFT TMS320C6416 DSP Starter Kit DSK vhdl source code for fft EMIF sdram full example code 16 point FFT radix-4 VHDL code 800-EPLD
Abstract: development board, which features an EP2S180F1020C3 FPGA. For more information on the Stratix II DSP , is supplied with Verilog HDL and TI DSP source code. Altera also supplies example software to , IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators Support for OpenCore® Plus evaluation DSP Builder ready Altera Corporation FPGA Co-Processor , point-to-point connection between two blocks of logic with flexible flow control for master-to-slave and Altera
Original
TMS320C6416 DSK TMS320C6416 DSK usb EMIF c program example verilog code for FFT 16 point asynchronous fifo vhdl fft code fpga EP2S180
Abstract: between the two boards. This detail was removed for simplicity. Hardware Features Cyclone III FPGA , CPLD on the Cyclone III FPGA The Max II CPLD on the Cyclone III FPGA base board is responsible for , ) and the Nios II EDS are the primary FPGA development tools for creating the reference designs in this , software for the Nios II processor which you can include in your Altera FPGA designs. Licensing , instructions below: 1. 2. Click on IP licensing for Development Kits link. 3. Follow the on-line Altera
Original
SD Card and MMC Reader ep3c120f780 Cypress USB PHY VHDL code for ADC and DAC SPI with FPGA LTC3418 LTM4601 LTC1865 P25-36348-01 UG-01054-1
Abstract: . 2 . Stratix® FPGA series. .3 HardCopy® ASIC series. 11 Arria® FPGA series. 15 Cyclone® FPGA series , . 32 Development kits. .37 Training , density designs ASIC prototyping Stratix IV Requires the lowest count Innovation you can cost for high on Arria II volume applications Requires the lowest cost for high volume applications Altera
Original
DVB smart card rs232 iris vhdl code for lte turbo decoder EP4SGX230F1517 starfabric sodimm ddr3 connector PCB footprint eQFP 144 footprint
Abstract: plain text Verilog HDL or VHDL for all of its native components depending on which language you choose , several preset configurations that trade off between logic element (LE) usage and configurability. For , between the Avalon bus (the local connection interface for SOPC Builder-generated systems) and the bus , will be compiled for the FPGA device on the development board, you must first generate the design , published information and before placing orders for products or services. ii TU-NIOSHWDV-1.2 Altera Altera
Original
AMD29LV065D nios32 e640000 verilog code for uart communication AMD29LV EP1S10F780C6ES
Abstract: . FPGAs Are Expanding in Technology Domain Applications in Military Electronics FPGA Communication ADC , organizations. The first, predictably, is a higher demand for FPGA design engineers on staff, and possibly , include data boundaries within the FPGA. Just as systems engineering now includes code and , engineering design organizations, it does not negate the need for strong systems-level knowledge of FPGA , developers offer abstracted "development kit" solutions for application markets, these development kits Altera
Original
SMALL ELECTRONICS PROJECTS electronics engineering projects ADA442913 electronic code lock project Productivity Engineering
Abstract: . 2 . Stratix® FPGA Series. 3 . HardCopy® ASIC Series. 17 Arria® FPGA Series. 21 Cyclone® FPGA Series , . 47 Development Kits. 52 Training , Innovation You Can Count On Devices Requires the lowest cost for high volume applications Cyclone III , needs, all optimized for value. Our flagship Stratix series delivers the industry's highest density and Altera
Original
5AGX lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 SG-PRDCT-11
Abstract: Fixture (.tf) files can be associated with your design or sources for Verilog Functional and Post-Route , . · For Verilog simulation, refer to Appendix F. · For VHDL simulation, refer to Appendix G , no liability for errors, or for any incidental, consequential, indirect or special damages , be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose , Vendor Kits (Device Kits and SYNARIO
Original
vhdl projects abstract and coding vhdl code for bus invert coding circuit TUTORIALS xilinx FFT traffic light controller vhdl coding ABEL Design Manual D-12 1-888-SYNARIO
Abstract: the Nios II evaluation board Establish communication between the Nios II evaluation board and the , files, synthesize a netlist for the design, and output a configuration file for the target FPGA , memory. After the FPGA is configured and the Nios II CPU begins to run, the Linux boot code is copied , Connection to Linux The boot code in flash memory is the uClinux 2.6 kernel. The startup procedure for the , specifications before relying on any published information and before placing orders for products or services Altera
Original
P25-10895-01 UG-N2122804-1 Altera NIOS II FPGA Eval Kit 1C12 1C12 nios ii NIOS Eval Kit
Abstract: USB serial link for communication between the host computer and the target hardware (typically using , ) onto an Altera FPGA. This tutorial introduces you to the basic software development flow for the Nios , development kits. Table 1­1 describes the target hardware design files and location for development kits the , Source Code Editor When you create a new project, the Nios II SBT for Eclipse creates the following , Hardware. The Nios II SBT for Eclipse downloads the program to the FPGA on the target board and executes Altera
Original
TU-01003-2
Abstract: for performing signal processing tasks in digital communication systems. The diagram above , Generator for DSP Developed in collaboration with Nallatech, the FPGA computing solutions company, the , Resizing Algorithms and Implementations FPGA Implementation of Adaptive Temporal Kalman Filter for Real , solutions for building high-speed, highbandwidth connections between chips, boards, and boxes , Performance FPGAs For Signal Processing It is no accident that Xilinx FPGAs serve an increasingly vital Xilinx
Original
XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink fpga based wireless jamming networks umts simulink
Showing first 20 results.