500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
JRCW016A0R GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 16A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 48V; Iout: 9.4A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 18A; Efficiency: 0.91; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power
FNW700R GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier Module; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power
FNW500R GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier Module; Input Range: 48V (36V-75V); Vout: 28V; Iout: 18A; Efficiency: 0.91; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier Module; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power
JRCW450R GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 32V; Iout: 14A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 16A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 48V; Iout: 9.4A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 18A; Efficiency: 0.91; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power
JNCW016A0R GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 16A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-60V); Vout: 32V; Iout: 17A; Efficiency: 0.95; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 32V; Iout: 14A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 16A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 48V; Iout: 9.4A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 18A; Efficiency: 0.91; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power
JRCW450U GE Critical Power Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 48V; Iout: 9.4A; Efficiency: 0.94; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 18A; Efficiency: 0.91; : Orca series, Isolated DC-DC fully regulated, board-mounted power amplifier modules; Input Range: 48V (36V-75V); Vout: 28V; Iout: 25A; Efficiency: 0.9 visit GE Critical Power

verilog code voltage regulator

Catalog Datasheet MFG & Type PDF Document Tags

verilog code voltage regulator

Abstract: verilog code for adc in Actel Libero IDE Model RTL Version ­ ­ · Verilog and VHDL Core Source Code Fully , parameter/generic), this output port can be connected to the VRPSM pin of the internal voltage regulator to , Device · Voltage, Current, and Temperature Monitoring Using a Microprocessor/Microcontroller and , Simulation: OVI-Compliant Verilog Simulators and Vital-Compliant VHDL Simulators Core Verification · Key Features Comprehensive VHDL and Verilog Testbenches · User Can Easily Modify User
Actel
Original

verilog code for apb

Abstract: 9297-APC1-D101 component. It is a voltage regulator with an integrated PWI slave power controller. The EMU interfaces to , tracking and voltage adjustment .1-5 Typical CMU implementation , consumption to extend battery life. Power management utilized by the APC1 is based on the Adaptive Voltage Scaling (AVS), where the supply voltage of digital IC is adjusted to the minimum level required for , voltage, lowering supply voltage enables significant energy savings. An APC1-controlled advanced power
National Semiconductor
Original

verilog code for interrupt controller amba based

Abstract: APC2 emu 1.1.5 EMU The EMU is an off-chip voltage regulator with an integrated PWI slave power controller , .2-6 Software code module , utilized by the APC2 is based on the Adaptive Voltage Scaling (AVS), where the supply voltage of a , digital circuitries scales quadratically with operating voltage, lowering supply voltage enables significant energy savings. APC2 is capable of simultaneously controlling the voltage scaling of up to four
National Semiconductor
Original

vhdl code for ethernet csma cd

Abstract: ARM7TDMI-S instruction set Regulator 1.5 V Regulator Core FPGA Voltage USB Power Figure 2-2. Power Supply Block Diagram , connector J1 goes to a voltage regulator chip, U1. As soon as the external voltage is connected to the , pin 7 of U1, and the regulator begins to provide power at its output. The switching voltage , Verilog design for the CoreMP7 Evaluation Board. Appendix A ­ M7A3PE600 and M7A3P1000 FG484 Package , with Verilog. · You are familiar with PCs and the Windows operating system. CoreMP7 Development Kit
Actel
Original
vhdl code for ethernet csma cd ARM7TDMI-S instruction set AM79C874VI DTS090220U-P5P-SZ DTS090220UP5P-SZ AA15 Fairchild RS-232

vhdl code for 8-bit adder

Abstract: hard disk serial ATA Universal Serial Bus Interface Buffer PVDDREG Voltage Regulator PX1L Oscillator - Max Frequency , . OpusTM ­ Schematic and Layout NC VerilogTM ­ Verilog Simulator PearlTM ­ Static Path Verilog-XLTM ­ Verilog Simulator BuildGatesTM ­ Synthesis (Ambit) 4.46 3.3-s008 4.3-s095 3.3-s006 4.0-p003 Mentor Graphics® ModelSim® ­ Verilog and VHDL (VITAL) Simulator Leonardo SpectrumTM ­ Logic , PrimeTimeTM ­ Static Path VCSTM ­ Verilog Simulator Floorplan ManagerTM 01.01-SP1 01.08-SP1 01.08
Atmel
Original
ATL35 vhdl code for 8-bit adder hard disk serial ATA verilog code for DFT NOR flash controller vhdl code 8 bit risc microprocessor using vhdl verilog code pid controller 0802F

verilog code pipeline ripple carry adder

Abstract: vhdl code for half adder using behavioral modeling specifications, and creates Verilog and/or VHDL code for both simulation and synthesis. Schematic , : defparam parameter_name = value; example: defparam width = 8; The following Verilog code shows how , proceeding Verilog code shows how parameter values can be changed during module instantiation. module , parameters. Parameters make Verilog code more readable, and allows changes (such as the reassignment of state , tied to ground (GND) or supply voltage (VCC). It is not recommended to leave these pads floating, as
QuickLogic
Original
verilog code pipeline ripple carry adder vhdl code for half adder using behavioral modeling 8 bit adder circuit turbo encoder circuit, VHDL code verilog code for half adder using behavioral modeling QL8x12B-0PL68C VG0005
Abstract: Perl script for IntelHEX and Verilog MEM file format conversion, file concatenation, data extraction , Verilog MEM files. It can load several files at the same time. nvmrev nvmrev.bat Perl script for , . . . . . . . . . . . . . . . . . 34 11. Supply Voltage and Programming Voltage . . . . . . . . . . , Flash memory for permanent code or data storage. Instead, the device contains 4.5 kB of RAM, which serves as a unified CODE and XDATA RAM memory. The device contains 8 kB of NVM (OTP) memory for user Silicon Laboratories
Original
AN674 AN511

electronic power generator using transistor projects

Abstract: VHDL code for ADC and DAC SPI with FPGA JTAG Scan ARM Processor Voltage Regulator ASB/AHB System Controller EBI PLL Osc , number of elements that until recently were off-chip, notably oscillator/PLL, voltage regulator, reset , Transformation to Application-Specific System-on-Chip JTAG Scan ARM Processor Voltage Regulator , 's Mistral Emulation Platform The first step is to map the Verilog or VHDL code of the application-specific , modifications to the Verilog/VHDL code of the IP blocks, or by modifications to the device drivers or
Atmel
Original
electronic power generator using transistor projects VHDL code for ADC and DAC SPI with FPGA verilog code voltage regulator vhdl FPGA based dma controller using vhdl source code verilog for matrix transformation verilog code for parallel flash memory

CoolRISC 816

Abstract: verilog code voltage regulator vhdl functional model of the CoolRISC µP to the VHDL/Verilog simulated ASIC hardware. All signals of the µP are present and the time behavior of the co-simulated µP model is identical to that of a VHDL/Verilog coded , provides a functional model of the CoolRISC µP to the VHDL/Verilog simulated ASIC hardware. All signals of , /Verilog CoolRISC model. The HW/SW co-simulation tool is made of two parts: the first is connected to the , doing this the VHDL/Verilog database has to be completed with functions which are recognized by the
-
Original
CoolRISC 816 abstract for UART simulation using VHDL project of 16 bit microprocessor using vhdl Jaquet vhdl code for digital to analog converter DATE-2000
Abstract: script for IntelHEX and Verilog MEM file format conversion, file concatenation, data extraction, and IntelHEX checksum fixing. hexdiff hexdiff.bat Perl script for comparing IntelHEX and/or Verilog MEM , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 11. Supply Voltage and Programming Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 11.1. Supply , permanent code or data storage. Instead, the device contains 4.5 kB of RAM, which serves as a unified CODE Silicon Laboratories
Original

EPM7128

Abstract: EPM128SLC84 . Drawing showing the clock schematic block to enable 25MHz The following is an example Verilog code to , E-blocksTM CPLD board Document code: EB020-30-3 CPLD board datasheet EB020-00-3 Contents 1 , E-blocksTM CPLD board Document code: EB020-30-3 1. About this document This document concerns the E-blocks CPLD board, code EB020 version 3. The order code for this product is EB020. 1. Trademarks and , transferring hex code to a PICmicro microcontroller. C and assembly strategies This is available as a free
Matrix Multimedia
Original
EPM7128 EPM128SLC84 CPLD 7000 SERIES LED Matrix PIC Board schematic clock schematic matrix circuit VHDL code

vhdl code for nand flash memory

Abstract: NAND flash memory lowest power CPLD available and the ideal target device for memory interface applications. The code for this design may be downloaded from the Xilinx web site, refer to section "HDL Code" on page 14 , increasing demands of portable and embedded devices. This market is driven by embedded code storage and bulk , Flash is a random access device appropriate for code storage applications. NAND technology organizes , . The WP# input provides protection when programming or erasing the device. The internal voltage
Xilinx
Original
XAPP354 vhdl code for nand flash memory NAND flash memory K9F4008W0A 8192Kx8 samsung date code

verilog code voltage regulator vhdl

Abstract: vhdl code for nand flash memory programming or erasing the device. The internal voltage regulator is reset when WP# is low, preventing any , available on the web is implemented in both VHDL and Verilog (see "HDL Code" on page 14 for more , requirements have been specified, the VHDL or Verilog source code can be generated. To generate VHDL source , power CPLD available and the ideal target device for memory interface applications. The code for this design may be downloaded from the Xilinx web site, refer to section HDL Code, page 14. This design fits
Xilinx
Original
XCR3032XL XC2C32 verilog code voltage regulator AMDFLASH xilinx mp3 vhdl decoder amd nand flash ultranand Samsung Flash AM30LV0064D

ARM dual port SRAM compiler

Abstract: designware i2c -bit digital-toanalog converter, a 3.3- to 1.5-V voltage regulator, high-frequency PLLs and a DPLL. The special , , LeapFrog, SDF, Verifault, Verilog, Verilog HDL, Verilog-XL, and Veritime are trade marks of Cadence Design , numbers are preliminary). Nominal core voltage I/O voltage 1.5 V 1.3 V 1.1 V Typical gate , using Sunrise tools. SubChip design capabilities that support hierarchical design VHDL and Verilog , Every timing path through each GS40 family core and I/O macro is characterized at multiple voltage
Texas Instruments
Original
ARM dual port SRAM compiler designware i2c NEC-V850 LogicVision ARM10 ARM946 SRST143
Abstract: SOT89-3 Voltage Regulator Evaluation Board Userâ'™s Guide © 2009 Microchip Technology Inc , Technology Inc. SOT89-3 VOLTAGE REGULATOR EVALUATION BOARD USERâ'™S GUIDE Table of Contents Preface , . 5 1.2 What is the SOT89-3 Voltage Regulator Evaluation Board? . 5 1.3 What the SOT89-3 Voltage Regulator Evaluation Board kit includes . 6 Chapter 2 , . 18 © 2009 Microchip Technology Inc. DS51796A-page iii SOT89-3 Voltage Regulator Microchip Technology
Original
DS51796A DS51796A-
Abstract: TO220-3/TO263-3 Voltage Regulator Evaluation Board Userâ'™s Guide © 2009 Microchip , . DS51818A-page ii © 2009 Microchip Technology Inc. TO220-3/TO263-3 VOLTAGE REGULATOR EVALUATION BOARD , . 5 1.2 What is the TO220-3/TO263-3 Voltage Regulator Evaluation Board? . 5 1.3 What the TO220-3/TO263-3 Voltage Regulator Evaluation Board kit includes , . 16 © 2009 Microchip Technology Inc. DS51818A-page iii TO220-3/TO263-3 Voltage Regulator Microchip Technology
Original
DS51818A DS51818A-
Abstract: SOT23-3 Voltage Regulator Evaluation Board Userâ'™s Guide © 2008 Microchip Technology Inc , Technology Inc. SOT23-3 VOLTAGE REGULATOR EVALUATION BOARD USERâ'™S GUIDE Table of Contents Preface , . 5 1.2 What is the SOT23-3 Voltage Regulator Evaluation Board? . 5 1.3 What the SOT23-3 Voltage Regulator Evaluation Board kit includes? . 6 Chapter 2 , . 18 © 2008 Microchip Technology Inc. DS51785A-page iii SOT23-3 Voltage Regulator Microchip Technology
Original
DS51785A DS51785A-

DS22075

Abstract: TO220-5 / TO263-5 Voltage Regulator Evaluation Board Userâ'™s Guide © 2009 Microchip , Microchip Technology Inc. TO220-5 / TO263-5 VOLTAGE REGULATOR EVALUATION BOARD USERâ'™S GUIDE Table of , . 11 1.2 What is the TO220-5 / TO263-5 Voltage Regulator Evaluation Board? . 11 1.3 What the TO220-5 / TO263-5 Voltage Regulator Evaluation Board kit includes , . TO220-5 / TO263-5 VOLTAGE REGULATOR EVALUATION BOARD USERâ'™S GUIDE Preface NOTICE TO CUSTOMERS All
Microchip Technology
Original
DS22075 DS51817A DS51817A-

verilog code voltage regulator

Abstract: Level Shifters Voltage Level Shifters Source Code This design example is implemented in Verilog HDL and successful , depends on its part number. An internal LDO voltage regulator provides the necessary 1.8-V internal voltage supply to the device (except in MAX IIG and MAX IIZ devices). The voltage regulator supports , MAX II CPLDs as Voltage Level Shifters Application Note 490 December 2007, version 1.0 Introduction This design example shows how to use Altera® MAX® II CPLDs to implement voltage level shifters
Altera
Original
Level Shifters EPM1270 EPM2210 EPM240 EPM240G Altera MAX V CPLD

Pulse Width Modulation

Abstract: verilog code to generate square wave widths is encoded at one end and decoded at the other end. Voltage regulation-The output voltage in a voltage regulator system can be controlled to a desired level by varying the duty cycle. Power , outcome of the variation in average DC voltage and the current through the LED due to PWM. PWM Using , example source code and allocate the appropriate control and output lines to the GPIO lines of the MAX II , Width Modulation Using MAX II CPLDs Source Code Switch on the power to the demo board (using
Altera
Original
Pulse Width Modulation verilog code to generate square wave pulse code modulation applications AN-501-1
Showing first 20 results.