500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
WAVEVISION5 Texas Instruments Data Acquisition and Analysis Software visit Texas Instruments
WAVEVISION4 Texas Instruments Data Acquisition and Analysis Software visit Texas Instruments
CC2510EM-QRTRWAVE-RD Texas Instruments CC2510EM Quarter Wave Antenna Reference Design visit Texas Instruments
CC2510EM-HALFWAVE-RD Texas Instruments CC2510EM Half Wave Antenna Reference Design visit Texas Instruments
ISL62773AHRZ Intersil Corporation Multiphase PWM Regulator for AMD Fusion™ Mobile CPUs Using SVI 2.0; QFN48; Temp Range: See Datasheet visit Intersil Buy
ISL95712HRZ Intersil Corporation Multiphase PWM Regulator for AMD Fusion™ Desktop CPUs Using SVI 2.0; QFN52; Temp Range: See Datasheet visit Intersil Buy

verilog code for sine wave using FPGA

Catalog Datasheet MFG & Type PDF Document Tags

verilog code to generate sine wave

Abstract: verilog code for sine wave generator using cordic (F:\Actelprj, for example), and an HDL type (Verilog or VHDL). · Select the targeted FPGA family , / RTAX (ax). lang verilog or vhdl Identifies hardware description language for the RTL code and , digitally generates a complex or real-valued sine wave. Due to the digital nature of the DDS functionality, it offers fast switching between output sine wave frequencies, fine frequency resolution, and , sinusoid. In the latter case, the core generator creates two data outputs with a sine wave (imaginary part
Actel
Original

PR68A

Abstract: QSH-060-01-F-D-A (calculated cosinewave generated in Excel for comparison). Figure 4. Test #14 Using a sine wave input at , amplitude of the sine wave. Using this frequency ratio will give 10 samples per period of the sine wave so , wave of fixed magnitude for each run. The input sine wave is not synchronized to the sample clock, so , Excel graphs of data that shows the input sine wave pattern for various test runs. Also included in these graphs is a calculated sine wave for comparison purposes. There were a total of 16 different
Lattice Semiconductor
Original

verilog code for carry look ahead adder

Abstract: verilog code to generate sine wave . In these designs, using a non-linear digital design eliminates the need for circuit board , velocity of rad/s. Plotting the imaginary component versus time projects a sine wave while plotting the , shown in Figure 5. In a typical NCO design, the ROM sinusoidal table will hold a ¼ sine wave (0 , /2 , design using separate devices for the numericallycontrolled oscillator, the digital to analog converter , version of the design using a Harris HI5721 evaluation board for the DAC. The NCO at the heart of the DDS
QuickLogic
Original
QAN19 verilog code for carry look ahead adder verilog code to generate sine wave verilog code for carry look ahead adder 32 verilog code for 8 bit carry look ahead adder verilog code of carry look ahead adder verilog code for 2D linear convolution

verilog code for FFT 32 point

Abstract: vhdl code for FFT 32 point the memory buffers with the sine wave data for the EDMA Resets the FPGA co-processor and FIFO buffers , Code Composer Studio software GUI utility. 1 10 Preliminary The sampled sine wave continues for , ) files and C source code for the TMS320C6416 processor. Background This section provides background information and describes basic concepts for using an FPGA as a co-processor to a programmable digital , Interface (EMIF) and the first-in first-out (FIFO) buffers on the FPGA. f For more information on the
Altera
Original
verilog code for FFT 32 point vhdl code for FFT 32 point vhdl code for radix 2-2 parallel FFT 16 point verilog code 16 bit processor fft tms320c6416 emif verilog code for 64 point fft TMS320C6000 EP2C35

verilog code for carry look ahead adder

Abstract: verilog code for 8 bit carry look ahead adder . In these designs, using a non-linear digital design eliminates the need for circuit board , velocity of rad/s. Plotting the imaginary component versus time projects a sine wave while plotting the , shown in Figure 5. In a typical NCO design, the ROM sinusoidal table will hold a ¼ sine wave (0 , /2 , design using separate devices for the numericallycontrolled oscillator, the digital to analog converter , version of the design using a Harris HI5721 evaluation board for the DAC. The NCO at the heart of the DDS
QuickLogic
Original
8 bit carry look ahead verilog codes carry look ahead adder verilog code for discrete linear convolution verilog code of sine rom QAM phase angle control magnitude SYNTHESIZER FOR phased array

verilog code of sine rom

Abstract: sine wave output for fpga using verilog code 2 Eq. 3 The values for the sine and cosine wave are stored in an internal ROM. Depending on what the user specifies for the THETA input width and SINE and/or COSINE output width, either a full , widths of 3 to 10 bits for Distributed ROM and 3 to 16 bits for Block ROM · Supports output Sine/Cosine , from quarter wave storage and 360° wave storage for optimum implementation · Variable pipelining , -degree output is generated using additional internal logic. The selection of quarter or full wave storage is
Xilinx
Original
DS275 sine wave output for fpga using verilog code vhdl code for 555 X9111 SPARTAN 6 verilog code for sine wave output using FPGA

emif vhdl fpga

Abstract: altera vhdl code for stepper motor speed control medium for the FPGA co-processor due to the data transfer rates available and the possibility of using , : Sets up timer0 for performance measurement Initializes the memory buffers with the sine wave data for , sampled sine wave continues for 1,024 samples. The imaginary input samples are all zero. Figure 8. Real , board, which features a TI DM642 digital media processor and an Altera EP1C20 CycloneTM FPGA. For more , the reference design and example system design as Verilog HDL source code. Altera also supplies
Altera
Original
emif vhdl fpga altera vhdl code for stepper motor speed control vhdl source code for fft verilog code for stepper motor vhdl code for stepper motor EMIF sdram full example code DMDK642 C6000 AN-352-1

verilog code to generate sine wave

Abstract: open LVDS deserialization IP clock-to-data timing around a preset point. The system compensates for variations in the DAC, FPGA, or both , K of sine wave vectors to generate a sine wave at the output of the DAC. The memory (ROM) is read , Fujitsu DAC Sine wave generator Quartus® II software version 3.0, or higher ModelSim simulator version , its proprietary format to initialize the memory models. The source code for the mif_generator.exe is , changing the sinus.cpp file and re compiling it using for example Microsoft Visual C+. In the \source
Altera
Original
MB86064 open LVDS deserialization IP 0x0000011 verilog code for sine wave using FPGA C71B BF15 AN-316-1 800-MSPS 800-EPLD

vhdl code for radix-4 fft

Abstract: vhdl code for 16 point radix 2 FFT with the sine wave data for the EDMA Resets the FPGA co-processor and FIFO buffers Initializes the TI , data in CCS. 1 10 Preliminary The sampled sine wave continues for 1,024 samples. The imaginary , EP2S60F1020C4 FPGA. For more information on the Stratix II DSP development board, refer to Stratix II EP2S60 , . Background This section provides some background and describes some of the basic concepts for using FPGAs , IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators Support
Altera
Original
vhdl code for radix-4 fft vhdl code for 16 point radix 2 FFT TMS320C6416 DSP Starter Kit DSK Altera fft megacore TMS320C6416 DSK usb 16 point FFT radix-4 VHDL code

vhdl code for FFT 32 point

Abstract: 64 point FFT radix-4 VHDL documentation performance measurement Initializes the memory buffers with the sine wave data for the EDMA Resets the FPGA , Preliminary The sampled sine wave continues for 1,024 samples. The imaginary input samples are all zero , development board, which features an EP2S180F1020C3 FPGA. For more information on the Stratix II DSP , is supplied with Verilog HDL and TI DSP source code. Altera also supplies example software to , describes some of the basic concepts for using FPGAs as a co-processor to a programmable digital signal
Altera
Original
64 point FFT radix-4 VHDL documentation TMS320C6416 DSK verilog code for FFT asynchronous fifo vhdl verilog code for FFT 16 point EMIF c program example EP2S180

vhdl code Wallace tree multiplier

Abstract: 8 bit wallace tree multiplier verilog code Registers SUCCESS STORIES Using the Verilog Flow NEWS BRIEFS Xilinx Achieves 1GHz Performance , carry out the logic operations that were designed for it. The JBits API permits the FPGA bitstream to , processes (from 0.6µ to 0.18µ). The HDL source code originally produced by ISS for the Reed-Solomon cores , Diagram For more information, e-mail info@iss-dsp.com Figure 1 XCell 31 - 1Q99 8 FPGA , requires 72 LUTs and four flip-flops, for a total of 19 CLBS. A more traditional approach, using flip-flop
Xilinx
Original
vhdl code Wallace tree multiplier 8 bit wallace tree multiplier verilog code 16 bit wallace tree multiplier verilog code XILINX vhdl code REED SOLOMON encoder de analog to digital converter vhdl coding virtex 5 fpga based image processing 1-800-7RUDDLE XC4000E/XL

VHDL code for polyphase decimation filter using D

Abstract: verilog code for decimation filter injecting a sine wave into the fractional rate decimator for the different L values and observing the FFT of the output sine wave. Data input was 10-bits, coefficients used were 16-bits, and partial sums in , months using alternative design methodologies. Instruments to observe signals and performance Sine , . The top signal is a zoomed in portion of the input sine wave, the next lower signal is the decimated , sine wave itself was measured at about 82 dB SNR (4096 points quantized to 10-bits). So the
Xilinx
Original
XAPP936 DSP48 VHDL code for polyphase decimation filter using D verilog code for decimation filter VHDL code for polyphase decimation filter 16 QAM modulation verilog code qpsk modulation VHDL CODE 16 QAM modulation matlab 16-QAM DSP48E UG073 UG193

verilog code for 32 BIT ALU implementation

Abstract: arithmetic instruction for microcontroller 68HC11 Instruction - used unused DELIVERABLES Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, or plain text EDIF netlist VHDL & VERILOG test bench environment Active-HDL , Year license where time of use is limited to 12 months. Single Design license for VHDL, Verilog source code called HDL Source Encrypted, or plain text EDIF called Netlist One Year license for , attractive for automotive and battery-driven applications. The DF6811CPU have built in the development
Digital Core Design
Original
verilog code for 32 BIT ALU implementation arithmetic instruction for microcontroller 68HC11 8 BIT ALU design with verilog code processor control unit vhdl code verilog code of 8 bit comparator verilog code for ALU implementation 68HC11 DF6811 DF6811X

verilog code for digital modulation

Abstract: vhdl code for Clock divider for FPGA be implemented as synchronous or asynchronous RAM. Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, or plain text EDIF netlist VHDL & VERILOG test bench environment , clkdocd docddatai lir irq xirq VHDL, Verilog source code called HDL Sour- halt DoCD , Designs irq Low input Ready pin for CODE & DATA xirq Low input Non-maskable , conserve additional power. These modes make the DF6811CPU IP Core especially attractive for automotive and
Digital Core Design
Original
verilog code for digital modulation vhdl code for Clock divider for FPGA 4 bit Multiplication & accumulator VERILOG verilog code for 16 kb ram APEX20KC APEX20KE DF6805 DF6808 DF68XX

EPM7160 Transition

Abstract: 6402 uart created with a LUT. This example describes how to generate a sine wave using an EAB. Transcendental , each quadrant of the function. For example, computing a sine wave with an EAB produces a resolution , digital output can be driven to a digital-to-analog converter. A sine wave can be used for various DSP , programmable logic specifications, significantly improving performance. For example, by using the ClockLock , support for the ClockLock and ClockBoost circuitry-through Verilog HDL and VHDL models-will also be
Altera
Original
EPM7160 Transition 6402 uart 4 bit updown counter vhdl code EPM7064L-84 EPM7160L-84 ep330

uic4101cp

Abstract: free verilog code of median filter FPGA and detects the frame header (synchronization code 8'h55) using a synchronization state machine , FPGA collects an image with a CMOS camera, saves the pixel array into the DE2 board's SDRAM for , highresolution image sensor with one that has the same interface. We controlled this module using the FPGA , Nios II processor. In our system, we used Terasic Technologies' camera module source code for image , (IF) using a high speed digital-to-analog converter (DAC). For the actual shooting distance, the IF
Altera
Original
uic4101cp free verilog code of median filter UIC4101 sandisk micro sd sound sensor sandisk micro sd card pin WM8731

VERILOG Digitally Controlled Oscillator

Abstract: matlab code to generate sine wave using CORDIC models for use in Altera-supported VHDL and Verilog HDL simulators © May 2011 Altera Corporation , Generates simulation files and architecture-specific testbenches for VHDL, Verilog HDL and MATLAB Includes , device support levels for Altera IP cores. Table 1­2. Altera IP Core Device Support Levels FPGA Device , section shows typical expected performance for a NCO MegaCore function using the Quartus II software and a , Builder model. f For more information about the DSP Builder flow, refer to the Using MegaCore Functions
Altera
Original
VERILOG Digitally Controlled Oscillator matlab code to generate sine wave using CORDIC QFSK EP3C10F256 VHDL code for CORDIC to generate sine wave CORDIC altera sine and cos UG-NCOCOMPILER-11

verilog code for CORDIC to generate sine wave

Abstract: verilog code for cordic algorithm levels for Altera IP cores. Table 1­2. Altera IP Core Device Support Levels FPGA Device Families , testbenches for VHDL, Verilog HDL and MATLAB Includes dual-output oscillator and quaternary frequency , or any other purposes. Using these models for synthesis creates a non-functional design. 4 , _tb.vhd A VHDL or Verilog HDL testbench file for the MegaCore function variation. The VHDL , black-box file for the MegaCore function variation. Use this file when using a third-party EDA tool to
Altera
Original
verilog code for CORDIC to generate sine wave verilog code for cordic algorithm vhdl code for cordic CORDIC to generate sine wave fpga verilog code for cordic vhdl code for rotation cordic UG-NCOCOMPILER-10

RAM16X8

Abstract: verilog/verilog code for lvds driver Verilog code examples on pages 220 - 225. · Changed bitstream lengths in Tables 3-2, 3-7, and 3-16. · , .226 Initialization in VHDL and Verilog Code , .368 Boundary-Scan for Virtex-II Devices Using IEEE Standard 1149.1 , .376 Boundary-Scan for Virtex-II Devices Using IEEE Standard 1532 , Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered
Xilinx
Original
RAM16X8 verilog/verilog code for lvds driver 37101 verilog hdl code for triple modular redundancy xc2v3000fg marking code NJ SMD Transistor XC2064 XC3090 XC4005 XC5210

sinc Filter verilog code

Abstract: verilog code for decimation filter theoretical signal-to-noise and distortion ratio for an ideal N-bit converter with a sine wave input is given , a Xilinx® Spartan-II 2.5 V FPGA. This code can possibly be compiled for another FPGA, such as an , decimation rate, as defined by Verilog code, unless otherwise noted. Table 1. Parameter STATIC PERFORMANCE , = 5V NO DECOUPLING CAPACITOR VRIPPLE = 200mV SINE WAVE ON VDD1 07077-005 AD7400A ­85 ­80 , 58,366 for the 16-bit level. Offset Error Offset is the deviation of the midscale code (Code 32,768
Analog Devices
Original
AD7401A sinc Filter verilog code AD400A FPGA based implementation of fixed point IIR Filter ad400 FPGA Spartan-II based motor drive MS-013-AA RW-16 AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ
Showing first 20 results.