500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
TUSB2040APT Texas Instruments 4-Port USB Hub 48-LQFP visit Texas Instruments
TUSB2040PT Texas Instruments 4-Port USB Hub 48-LQFP 0 to 70 visit Texas Instruments
TUSB2070PT Texas Instruments 7-Port USB Hub 48-LQFP 0 to 70 visit Texas Instruments
TUSB2077APTG4 Texas Instruments 7-Port Full-Speed 12Mbps USB 2.0 Hub 48-LQFP 0 to 70 visit Texas Instruments
TUSB2077APTR Texas Instruments 7-Port Full-Speed 12Mbps USB 2.0 Hub 48-LQFP 0 to 70 visit Texas Instruments
TUSB2077APT Texas Instruments 7-Port Full-Speed 12Mbps USB 2.0 Hub 48-LQFP 0 to 70 visit Texas Instruments Buy

usb2.0 hub 44 lqfp

Catalog Datasheet MFG & Type PDF Document Tags

AU6256-JBL

Abstract: AU6256 regulators built in Available in 48-pin LQFP package AU6256-JBL USB2.0 HUB Controller V1.01 1 2 , USB2.0 HUB Controller V1.01 3. Pin Assignment AU6254 is available in 48-pin LQFP package. Below , 111.11 44 UNIT ns ns % AU6256-JBL USB2.0 HUB Controller V1.01 15 Clock Timings: SYMBOL , AU6256-JBL USB2.0 Hub Controller Technical Reference Manual AU6256-JBL USB2.0 Hub , USB_DM DP1_DM USB_DP DP1_DP 46 V18 VDDH AU6256-JBL USB2.0 HUB Controller V1.01 AVDD 47 AVDD
Alcor Micro
Original
AU6256 Alcor Micro AU6254 AU6254 application usb2.0 hub 48 lqfp usb2.0 hub usb2.0 hub 44 lqfp 48LQFP

AU6256

Abstract: AU6256-JDL VID 5 3.3 regulators built in Available in 48-pin LQFP package AU6256 USB2.0 HUB Controller V1 , USB2.0 HUB Controller V1.00 3. Pin Assignment AU6254 is available in 48-pin LQFP package. Below , 111.11 44 UNIT ns ns % AU6256 USB2.0 HUB Controller V1.00 15 Clock Timings: SYMBOL , AU6256 USB2.0 Hub Controller Technical Reference Manual AU6256 USB2.0 Hub Controller , XSCO 2 3 4 5 6 7 8 9 10 11 12 13 V18 AU6256 USB2.0 HUB Controller V1.00 PVDD 47 14 AVDD5V AVSS
Alcor Micro
Original
AU6256-JDL 00FF8 00408F AU62

AU6254

Abstract: AU6254 application 1 Data Book AU6254 USB2.0 Hub Controller Technical Reference Manual Product Specification , Sep 2006 1.00W Description Official release Page 2 of 30 AU6254 USB2.0 Hub Controller V1 , ) 483-9900 Fax: (909) 944-0464 Page 3 of 30 AU6254 USB2.0 Hub Controller V1.00W Official Release , of 30 AU6254 USB2.0 Hub Controller V1.00W Official Release_ Public List of Figures 2.1 Block , . Page 6 of 30 AU6254 USB2.0 Hub Controller V1.00W Official Release_ Public 2.0 Application Block
Alcor Micro
Original
E2p 93 transistor 4 port usb2.0 hub XFER au6254 alcor usb hub 10221A MS-026

sony lcd tv circuit diagram free

Abstract: fingerprint scanner circuit development. Peripheral Road Map Wireless USB Hi-Speed USB2.0 Host Wireless USB ASSP , USB ASSP 1 Full-Speed USB2.0 32bit MCU SuperH Family 32/16/8bit MCU H8SX/H8S/M16C/740 , customer's development with rich development support information. Hi-Speed USB2.0 SH7264 SH7265 , SH-4A 400MHz Host + Function SH4AL-DSP 333MHz Function Low/Full-Speed USB2.0 SH7763 SH7760 , Low-power consumption, Small package S/W upward compatibility with wired USB Hi-Speed USB2.0 Bulk
Renesas Technology
Original
SH7727 sony lcd tv circuit diagram free fingerprint scanner circuit sony DVD player with usb port circuit diagram HD6417727F160CV SH7724 BGA 441 PJP-25UR M30245 M3A-8K02 M16C/80 RS-232C

R8A77240

Abstract: SH7724 Full-Speed Function Full-Speed Hub Full-Speed Function Full-Speed USB2.0 38K0Group Hi-Speed , Wireless USB Hi-Speed USB2.0 Host Wireless USB ASSP Wireless USB-IP USB ASSP 32bit MCU SuperH Family USB-IP USB ASSP 32bit MCU SuperH Family USB-IP USB ASSP 1 Full-Speed USB2.0 , with rich development support information. Hi-Speed USB2.0 SH7264 SH7265 http , + Function SH4AL-DSP 333MHz Function Low/Full-Speed USB2.0 SH7763 SH7760 SH-4 200MHz Host
Renesas Technology
Original
R8A77240 R8A77230AD400BG yamaha electone 6.8z jt-p100mr Yamaha PSR 530 M3A-0037G01 M3A-0038G01 M3A-0039 M3A-0040 M3A-0032

GL850G Design Guideline

Abstract: GL850G all USB2.0 hub solutions worldwide. GL852 implements multiple hub configuration features onto , USB2.0 HOST/HUB USPORToperating in HS signaling HS vs. HS: Traffic channel is routed to , pull up resister 81K 103K 181K JA Thermal Characteristics 48 LQFP 0 - 6.3 DC , Genesys Logic, Inc. GL852 USB 2.0 MTT HUB Controller Datasheet Revision 1.16 Mar. 18, 2009 GL852 USB 2.0 MTT HUB Controller Copyright: Copyright © 2009 Genesys Logic Incorporated
Genesys Logic
Original
GL850G Design Guideline GL850G GL850G application circuit GL852-MSNXX GL852-MNNXX GL852-MSGXX GL852-MNGXX GL852-ONGXX GL852-HONXX

GL850G

Abstract: GL850G application circuit compatibility, lower power consumption figure and better cost structure above all USB2.0 hub solutions , detailed information, please refer to GL850G Design Guideline. HUB Interface GL850G Pin Name LQFP , 2.0 Low-Power HUB Controller USB2.0 HOST/HUB USPORToperating in HS signaling HS vs. HS , a self-power hub. 1: Power Self PSELF 0: Power Bus Inside GL850G On PCB Figure 5.7 â , Genesys Logic, Inc. GL850G USB 2.0 HUB Controller Datasheet Revision 1.07 Mar. 18, 2009
Genesys Logic
Original
GL850G 31 GL850G-MNNXX GL850G-MNGXX GL850G-HHNXX GL850G-HHGXX GL850G-HONXX GL850G-HOGXX

GL850G-MNGXX

Abstract: GL850G Design Guideline compatibility, lower power consumption figure and better cost structure above all USB2.0 hub solutions , Guideline. HUB Interface GL850G Pin Name LQFP 48Pin SSOP 28Pin QFN 28PIN OVCUR1~4# 42 , GL850G USB 2.0 HUB Controller Clock and Reset Interface GL850G Pin Name LQFP 48Pin SSOP , ©2000-2009 Genesys Logic Inc. - All rights reserved. Page 19 GL850G USB 2.0 HUB Controller USB2.0 , , GL850G can be configured as a bus-power or a self-power hub. 1: Power Self PSELF 0: Power Bus
Genesys Logic
Original
GL850G-OHGXX

GL850

Abstract: . 17 5.1.11.2 Connected to USB2.0 Host/Hub , Universal Serial Bus Specification Revision 2.0. GL850 can be connected to an USB1.1 host/hub or an USB2.0 , low-speed (LS). When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub; the upstream port , control engine in an USB2.0 hub to handle the unbalanced traffic speed between the upstream port and the , routing logic REPEATER and TT are the major traffic control machines in the USB2.0 hub. Under situation
Genesys Logic
Original
Abstract: . 17 5.1.11.2 Connected to USB2.0 Host/Hub , Universal Serial Bus Specification Revision 2.0. GL850 can be connected to an USB1.1 host/hub or an USB2.0 , low-speed (LS). When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub; the upstream port , control engine in an USB2.0 hub to handle the unbalanced traffic speed between the upstream port and the , routing logic REPEATER and TT are the major traffic control machines in the USB2.0 hub. Under situation Genesys Logic
Original

alcor au6982

Abstract: AU6982 64Pin AU6982-GIL Figure 6.2 64 LQFP Mechanical Information Diagram Page 21 of 23 AU6982 USB2.0 , 1 Data Book AU6982 USB2.0 Universal Flash Disk Controller Technical Reference Manual , bonding information Page 2 of 23 AU6982 USB2.0 Universal Flash Disk Controller V0.91W Preliminary , Rancho Cucamonga, CA 91730 USA Phone: (909) 483-9900 Fax: (909) 944-0464 Page 3 of 23 AU6982 USB2.0 , of 23 AU6982 USB2.0 Universal Flash Disk Controller V0.91W Preliminary release _ Confidential
Alcor Micro
Original
alcor au6982 Alcor Micro AU6982 Alcor Micro AU6980 usb Flash drive controller Alcor Micro AU698 AU6981

gl8506

Abstract: GL850 . 17 5.1.11.2 Connected to USB2.0 Host/Hub , Serial Bus Specification Revision 2.0. GL850 can be connected to an USB1.1 host/hub or an USB2.0 host , (LS). When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub; the upstream port , control engine in an USB2.0 hub to handle the unbalanced traffic speed between the upstream port and the , control machines in the USB2.0 hub. Under situation that USPORT and DSPORT are signaling in the same
Genesys Logic
Original
gl8506 GL850 application GENESYS LOGIC gl850 GL850 design 00100011B genesys logic hub "application note" 472BASIC 00BASIC 393BASIC 50BASIC 295BASIC 00REF
Abstract: Universal Serial Bus Specification Revision 2.0. GL850 can be connected to an USB1.1 host/hub or an USB2.0 , low-speed (LS). When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub; the upstream port , control engine in an USB2.0 hub to handle the unbalanced traffic speed between the upstream port and the , routing logic REPEATER and TT are the major traffic control machines in the USB2.0 hub. Under situation , Connected to 1.1 Host/Hub If an USB2.0 hub is connected to the downstream port of an USB1.1 host/hub, it Genesys Logic
Original

Alcor Micro AU6983

Abstract: AU6983 FMDATL1 I/O Flash low data 1 pin 44 FMDATL0 I/O Flash low data 0 pin 45 FMCLE O , 48 LQFP Mechanical Information Diagram 16 AU6984 USB2.0 Universal Flash Disk Controller V0.9 Figure 6.2 64 LQFP Mechanical Information Diagram AU6984 USB2.0 Universal Flash Disk Controller V0 , AU6984 USB2.0 Universal Flash Disk Controller Technical Reference Manual Table of Contents , .10 Figure 6.1 48 LQFP Mechanical Information Diagram.16 Figure 6.2 64 LQFP
Alcor Micro
Original
AU6984-MHL Alcor Micro AU6983 AU6983 Alcor AU6983 Alcor Micro AU6984 AU6980 Alcor AU6981

uPD720110A

Abstract: S15738E DATA SHEET MOS INTEGRATED CIRCUIT µPD720110A,720160A USB2.0 HUB CONTROLLER The µPD720110A, 720160A are USB 2.0 hub devices that comply with the Universal Serial Bus (USB) Specification Revision 2.0 and work up to 480 Mbps. USB2.0 compliant transceivers are integrated for all upstream and , operating at high-speed mode. PW-0 TYP. Hub controller is operating at full-speed mode. Power , differential data delay (without cable) tHDD2 44 ns ns transition (Figure 2-9) Hub
NEC
Original
S15738E uPD720110A uPD720110AGC-8EA uPD720160A TS10 PD720160A

usb to sata circuit diagram

Abstract: AU6395 output 0 42 GPI1 I General purpose input 1 43 VDDC PWR Core logic vdd 44 , . Mechanical Information Figure 6.1 64 LQFP Mechanical Information Diagram 16 AU6395 USB2.0 to SATA , AU6395 USB2.0 to SATA Bridge Controller Technical Reference Manual AU6395 USB2.0 to SATA , .11 Figure 6.1 64 LQFP Mechanical Information Diagram .16 Figure 6.2 48 LQFP , Supports USB 2.0 specification and USB Device Class Definition for Mass Storage, Bulk-Transport V1.0
Alcor Micro
Original
usb to sata circuit diagram block diagram of sata cdrom Alcor Micro AU6395-MBL Alcor ALCOR MICRO USB CONTROLLER

Alcor Micro AU6983

Abstract: AU6986 AU6986 USB2.0 Universal Flash Disk Controller V1.0 16 Figure 6.2 64 LQFP Mechanical Information , AU6986 USB2.0 Universal Flash Disk Controller Technical Reference Manual Table of Contents , .10 Figure 6.1 48 LQFP Mechanical Information Diagram .16 Figure 6.2 64 LQFP , performance Integrates multi-bit ECC correction mechanism Complies with the standards defined in USB v2.0, USB Device Class Definition for Mass Storage and Bulk-Transport v1.0 Works with default driver under
Alcor Micro
Original
AU6986-JHL Alcor Micro AU6986 ALCOR MICRO USB CONTROLLER program Alcor controller alcor au6980 LQFP 64

Chirp

Abstract: DATA SHEET MOS INTEGRATED CIRCUIT µPD720110,720160 USB2.0 HUB CONTROLLER The µPD720110, 720160 are USB 2.0 hub devices that comply with the Universal Serial Bus (USB) Specification Revision 2.0 and work up to 480 Mbps. USB2.0 compliant transceivers are integrated for all upstream and downstream , low-speed (1.5 Mbps) transaction : Endpoint 0 controller : Endpoint 1 controller : manages hub , (Data Rate 1.5/12/480 Mbps) · High-speed or full-speed packet protocol sequencer for Endpoint 0/1 · 4
Renesas Electronics
Original
Chirp PD720160 S15614E
Abstract: DATA SHEET MOS INTEGRATED CIRCUIT µPD720110A,720160A USB2.0 HUB CONTROLLER The µPD720110A, 720160A are USB 2.0 hub devices that comply with the Universal Serial Bus (USB) Specification , 2-9) tLEOPD 0 200 ns Hub EOP output width skew (Figure 2-9) tLHESK â'300 +300 , data delay (without cable) (Figure 2-8) tHDD2 44 ns Hub differential driver jitter , Hub EOP delay relative to THDD (Figure 2-9) tFEOPD 0 15 ns Hub EOP output width skew Renesas Electronics
Original
Abstract: DATA SHEET MOS INTEGRATED CIRCUIT µPD720110A,720160A USB2.0 HUB CONTROLLER The µPD720110A, 720160A are USB 2.0 hub devices that comply with the Universal Serial Bus (USB) Specification Revision 2.0 and work up to 480 Mbps. USB2.0 compliant transceivers are integrated for all upstream and , full-speed mode. PW-0 TYP. Hub controller is operating at high-speed mode. Power Consumption , data delay (without cable) tHDD2 44 ns ns transition (Figure 2-9) Hub differential Renesas Electronics
Original
Showing first 20 results.