NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
ACS138HMSR-02 Intersil Corporation IC AC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, UUC16, DIE-16, Decoder/Driver ri Buy
HCTS139DMSH Intersil Corporation IC HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16, Decoder/Driver ri Buy
CD4028BFMSH Intersil Corporation IC 4000/14000/40000 SERIES, DECIMAL DECODER/DRIVER, TRUE OUTPUT, CDIP16, Decoder/Driver ri Buy

turbo decoder Datasheet

Part Manufacturer Description PDF Type Ordering
Turbo Decoder Lattice Semiconductor Turbo Decoder Data Sheet
ri

7 pages,
39.17 Kb

Original Buy
datasheet frame

turbo decoder

Catalog Datasheet Results Type PDF Document Tags
Abstract: Turbo Decoder July 2003 IP Data Sheet Features General Description Compliant with , Error Rate of 10-6 (at 1.5 dB Eb/No SNR) Lattice provides a Turbo Decoder IP core that is both , correction solution. Functional Block Diagram Figure 1. Turbo Decoder Conceptual Functional Block Diagram , ip1020_02 Lattice Semiconductor Turbo Decoder Block Diagram Figure 2. Turbo Decoder I/O Block , Turbo Decoder interleaver_init block_size iterations clk rate Note: Additional I/O signals ... Original
datasheet

7 pages,
39.18 Kb

turbo encoder circuit LFX1200B-04FE680C interleaver Block Interleaver time block diagram of 2 to 4 decoder 5 to 32 decoder 3GPP turbo decoder log-map 5 to 32 decoder circuit turbo decoder datasheet abstract
datasheet frame
Abstract: 3GPP LTE Turbo Decoder v2.0 XMP020 XMP020 June 24, 2009 Product Brief Introduction General Description The Turbo Convolution Code (TCC) decoder core is used in conjunction with a TCC encoder to , data reliably over noisy data channels. The turbo decoder operates very well under low signal-tonoise , 3GPP LTE Turbo Decoder v2.0 Performance The performance of the core varies with FPGA family and , 92794 Issy Moulineaux Cedex 9 France The Turbo Decoder core is provided under the SignOnce IP Site ... Original
datasheet

4 pages,
92.91 Kb

xilinx TURBO decoder xilinx TURBO Spartan-3A XMP020 LTE Turbo decoder turbo encoder design using xilinx XILINX,ISE design of lte turbo encoder xilinx lte TURBO decoder lte turbo encoder Turbo Decoder Turbo decoder Xilinx XMP020 abstract
datasheet frame
Abstract: ispLever CORE TM Turbo Decoder User's Guide July 2003 ipug14_02 Lattice Semiconductor Turbo Decoder User's Guide Introduction Lattice's Turbo Decoder core provides an ideal , application rather than the Turbo Decoder, resulting in a faster time to market. Turbo coding is an advanced error correction technique widely used in the communications industry. The Turbo Decoder IP Core from Lattice is compliant with two different standards: 3GPP and CCSDS. Lattice's Turbo Decoder core was ... Original
datasheet

18 pages,
187 Kb

vhdl code for interleaver turbo encoder circuit 3GPP turbo decoder log-map Turbo Decoder vhdl code for turbo datasheet abstract
datasheet frame
Abstract: Turbo Encoder/Decoder MegaCore Function Solution Brief 50 September 2000, ver. 1.0 Target , bits, enabling the Turbo Decoder to find and correct errors, and reconstruct the destroyed data. Figure 1 shows a basic block diagram of the turbo encoder/decoder function. Figure 1. Turbo Encoder/Decoder Block Diagram Turbo Encoder Turbo Decoder Information Bits Received Information Bits , max-logMAP Decoder 2 Turbo Encoder The Altera Turbo Encoder MegaCore® function has two encoders that use ... Original
datasheet

4 pages,
93.27 Kb

EP20K200 encoder/decoder encoder verilog coding convolutional encoder interleaving Block Interleaver time EP20K600E block diagram of 2 to 4 decoder vhdl coding for turbo code TURBO Encoder/Decoder source coding interleaver Turbo Decoder satellite vhdl code for turbo datasheet abstract
datasheet frame
Abstract: of the Turbo Decoder 7.4% of XC2V6000 XC2V6000 2811 slices 4 Block RAMs tools. The Filter silicon. This , /dsp/. and a Turbo Codec. reduces power consumption. Turbo Decoder Turbo Decoder Viterbi Dec. Turbo Decoder Turbo Decoder Viterbi Dec. Viterbi Dec. Viterbi Dec. Fall/Winter 2001 Xcell Journal 83 , parallel architecture within Turbo Encoder the device. Flexibility One of the key aspects of an SDR , System Generator for Simulink and the Filter Generator. The System Convolutional Encoder Turbo End Turbo ... Original
datasheet

2 pages,
161.62 Kb

turbo encoder simulink Turbo Decoder software defined radio datasheet abstract
datasheet frame
Abstract: implementing a Turbo decoder on the TMS320C6201 TMS320C6201 programmable DSP. Furthermore, we describe some advancements that might make a Turbo decoder implementation on the C6x more efficient. Benchmarks for evaluating , describe an implementation of the Turbo decoder algorithm in a C6x along with important implementation , ) , ( p 1 ) , and ( p 2 ) denote the measured vectors in LLR form. The standard Turbo decoder algorithm , (p2) 1 I - Interleaver I-1 - Deinterleaver Figure 2. parallel concatenated Turbo decoder ... Original
datasheet

13 pages,
114.8 Kb

Turbo Encoder turbo decoder sdram memory module 1993 llr approximation bs 1361 research paper on wireless TMS3206X TMS320C6201 TMS320C6201 abstract
datasheet frame
Abstract: Tuner RF1 In MPEG TS0 LDPC/BCH Decoder DiSEqC FSK 8PSK Turbo Decoder Variable Rate Demod Equalizer A/D 8PSK Turbo Decoder Multiplexer RF0 In Multiplexer DVB-S Decoder , and Turbo FEC decoder, and a DVB-S compliant FEC decoder. All required RAM is integrated and all , DVB-S-compliant FEC decoder, or an advanced modulation DVB-S2 LDPC/BCH or Turbo decoder. The final , demodulation decoders · DVB-S2 Broadcast, DVB-S, 8PSK Turbo · Ideal for next-generation PVR satellite ... Original
datasheet

2 pages,
236.25 Kb

8PSK schematics analog satellite receiver DVB-S2 receiver diseqc receiver 8psk schematic diagram DVB-S receiver single chip Broadcom BCM7400 BCM7401 schematics digital satellite receiver BCM94506 turbo 8PSK DVB LDPC decoder BCM4506 BCM4506 abstract
datasheet frame
Abstract: CS3630 CS3630 TM Turbo Decoder Virtual Components for the Converging World The CS3630 CS3630 Turbo , Input De-puncture De-interleaver Interleaver Decoder 2 Decoder 1 Figure 1: A Turbo , CS3630 CS3630 Turbo Decoder TURBO CODES FOR ERROR CORRECTION generally operate over blocks of data, with , decoder starts writing a new decoded sequence. The CS3630 CS3630 Turbo Decoder is designed to provide an efficient and high-performance solution for the turbo decoder specifications supplied by the W-CDMA and ... Original
datasheet

12 pages,
248.71 Kb

"Single-Port RAM" convolutional encoder interleaving convolutional interleave CS3630 CS3630TK Iterative Decoding for turbo codes sova turbo decoder Turbo Decoder satellite Turbo Decoder wcdma sova 3GPP turbo decoder log-map CS3630 abstract
datasheet frame
Abstract: advanced demodulation decoder · DVB-S2 Broadcast, DVB-S, 8PSK Turbo · Advanced design architecture , Equalizer Multiplexer A/D DVB-S Decoder 8PSK Turbo Decoder LDPC/BCH Decoder MPEG TS LNB FSK , receivers, an advanced modulation LDPC/BCH and Turbo FEC decoder, and a DVB-S compliant FEC decoder. All , then fed into either a DVB-S-compliant FEC decoder, or an advanced-modulation DVB-S2 LDPC/BCH or Turbo , Data Rates: · DVB-S: 1-45 Msps · DVB-S2: 1-45 Msps · 8PSK Turbo: 2-30 Msps · Integrated ... Original
datasheet

2 pages,
223.2 Kb

Broadcom BCM7402 Broadcom RECEIVER DVB-S DVB-S2 broadcom dvb-s2 LDPC DVB-S2 receiver qpsk dvb-s2 tuner Single Chip dvb-s2 schematics analog satellite receiver satellite receiver TUNER diseqc fsk BCM7402 BCM94505 BCM4505 BCM4505 abstract
datasheet frame
Abstract: Variable Rate Demod Equalizer A/D LNB 8PSK Turbo Decoder MPEG TS LDPC/BCH Decoder , receivers, an advanced modulation LDPC/BCH and Turbo FEC decoder, and a DVB-S compliant FEC decoder. All , Turbo decoder. The final error-corrected output is delivered in MPEG-2 transport format. The output , demodulation decoder · Ideal for next-generation PVR satellite systems and Home Media Centers, supporting , Advanced design architecture requires no external RAM. · DVB-S2 Broadcast, DVB-S, 8PSK Turbo · MPEG-2 ... Original
datasheet

2 pages,
218.1 Kb

turbo 8PSK DVB-S receiver single chip qpsk schematics BCM94505 dvb-s2 tuner DVB-S2 DiSEqC BCM7401 receiver 8psk schematic diagram Broadcom BCM7402 broadcom 4505 8PSK BLOCK DIAGRAM diseqc 1.0 BCM4505 BCM4505 abstract
datasheet frame

Datasheet Content (non pdf)

Abstract Saved from Date Saved File Size Type Download
Over 1.1 million files (1986-2014): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer.
 
of good performance out of that. We've also got a turbo decoder which is a very large, very big and in that design, I've got demodulator functions, modulator functions, digital filters and turbo
www.datasheetarchive.com/files/xilinx/docs/rp00008/rp008e3.htm
Xilinx 06/03/2000 15.34 Kb HTM rp008e3.htm
No abstract text available
www.datasheetarchive.com/download/31961280-996042ZC/xapp753.zip (tms320c6415t.pdf)
Xilinx 31/03/2004 3037.05 Kb ZIP xapp753.zip
recent years, a new error correction technique knows as Turbo Code has been the subject of per second for a given bandwidth and signal/noise ratio. Today, Turbo Code technology is poised with the introduction of the world's first Turbo Code chip for consumer applications. T urbo 1995, key Turbo Code patents were granted to Claude Berrou and assigned to France Télécom and its subsidiary Télédiffusion de France. Universities around the world recognized the importance of the Turbo Code
www.datasheetarchive.com/files/stmicroelectronics/stonline/press/magazine/challeng/2ndedi00/chal08.htm
STMicroelectronics 21/08/2000 9.76 Kb HTM chal08.htm
No abstract text available
www.datasheetarchive.com/download/8642465-595888ZC/n64 functions reference manual.zip (vadpcm_dec.html)
Nintendo 12/10/2012 3436.85 Kb ZIP n64 functions reference manual.zip
Texas A&M University A Flexible Viterbi Decoder Coprocessor Dale Hocevar Texas Instruments Turbo Code
www.datasheetarchive.com/files/texas-instruments/data/www.ti.com/sc/docs/general/dsp/fest99/wireless/index.htm
Texas Instruments 18/01/2000 13.96 Kb HTM index.htm
Texas A&M University A Flexible Viterbi Decoder Coprocessor Dale Hocevar Texas Instruments Turbo Code
www.datasheetarchive.com/files/texas-instruments/data/wwwti~1.com/sc/docs/general/dsp/fest99/wireless/index.htm
Texas Instruments 17/01/2000 13.96 Kb HTM index.htm
By a combination of three silicon features. One: a built in programmable address decoder to place register that feeds into the programmable address decoder. PSDsoft is used to define your scheme, and the ] Q. What is the PLD Turbo bit? A. The PLD Turbo bit is located in the Power Management Mode Register (PMMR0) in the FLASH+PSD. With the PLD Turbo bit = 1 (Turbo mode off), the PLDs are in standby until any PLD input
www.datasheetarchive.com/files/stmicroelectronics/stonline/products/support/memory/mem_sys/fpsd_atc.htm
STMicroelectronics 20/10/2000 34.01 Kb HTM fpsd_atc.htm
Announces New Generation Back-End Decoder for DVD Players 06/26/2000 STMicroelectronics Introduces with Turbo Code technology 05/11/2000 Agilent Technologies and STMicroelectronics Announce ST Communications Applications 02/28/2000 STMicroelectronics launches MP3 Decoder with ADPCM Voice Recording
www.datasheetarchive.com/files/stmicroelectronics/stonline/press/news/year2000/tecpress.htm
STMicroelectronics 20/10/2000 16.49 Kb HTM tecpress.htm
A/D SPEECH CODER SPEECH DECODER CHANNEL CODER CHANNEL DECODE CHANNEL SPREAD RAKE RCVR RF DECODER CHANNEL CODER CHANNEL DECODE CHANNEL SPREAD RAKE RCVR RF MOD RF DEMOD μproc MP3 Phone D/A A/D SPEECH CODER SPEECH DECODER CHANNEL CODER CHANNEL DECODE CHANNEL SPREAD RAKE /A A/D SPEECH CODER SPEECH DECODER CHANNEL CODER CHANNEL DECODE CHANNEL SPREAD RAKE RCVR RF Phone Rf RCV/AMP D/A A/D SPEECH CODER SPEECH DECODER CHANNEL CODER CHANNEL DECODE
www.datasheetarchive.com/files/xilinx/files/cpld _modules/cp_handsets.pps
Xilinx 30/01/2004 612.5 Kb PPS cp_handsets.pps
Generation Back-End Decoder for DVD Players 06/26/2000 STMicroelectronics Introduces Low-Power IGBT /15/2000 STMicroelectronics reinforces Digital Satellite leadership with Turbo Code technology 05 Communications Applications 02/28/2000 STMicroelectronics launches MP3 Decoder with ADPCM Voice Recording
www.datasheetarchive.com/files/stmicroelectronics/stonline/press/news/year2000/tecpress-v1.htm
STMicroelectronics 21/12/2000 20.89 Kb HTM tecpress-v1.htm