500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN65LVDS047DRG4 Texas Instruments Quad LVDS Transmitter with Flow-Through Pinout 16-SOIC -40 to 85 visit Texas Instruments
SN65LVDS048ADG4 Texas Instruments Quad LVDS Receiver with Flow-Through Pinout 16-SOIC -40 to 85 visit Texas Instruments
SN65LVDS047PWG4 Texas Instruments Quad LVDS Driver with Flow-Through Pinout 16-TSSOP -40 to 85 visit Texas Instruments
SN65LVDS048ADRG4 Texas Instruments Quad LVDS Receiver with Flow-Through Pinout 16-SOIC -40 to 85 visit Texas Instruments
SN65LVDS048APWRG4 Texas Instruments Quad LVDS Receiver with Flow-Through Pinout 16-TSSOP -40 to 85 visit Texas Instruments
SN65LVDS047DR Texas Instruments Quad LVDS Driver with Flow-Through Pinout 16-SOIC -40 to 85 visit Texas Instruments

sun sparc pinout

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: ) 774-8545 Fax (408) 774-8537 SPARC Technology Business Sun, Sun Microsystems, the Sun logo, Sun , SPARC International, Inc. SPARCstation and microSPARC are licensed exclusively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc. All , , high data transfer rates S I P ^ f lA ' Q Sun - R X _P _M 0D - R X _L 0_M 0D - R X .H L M 0 D , Figure 1. STP2022 Block Diagram Figure 2. STP2022 Typical Application Diagram SPARC Technology -
OCR Scan
STB30S04-1-894

STP2022M

Abstract: < < < < < < < < < R R R R R R O O Ö ,bbI J > > o Sun Microsfiens, Ina 13 STP2Û22 & SPARC Technology , registered trademarks o f Sun Microsystems, Inc. All SPARC trademarks inclu ding SuperSPARC and the SCD , microSPARC are licensed exclu sively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based , . STP2022 Typical Application Diagram Sun Micrasfierrs, Inc 2 Mult¡-I ntaiaæ Chip -ST P2022 , SCC_TST SCC TST SE JT AG_DI JTAG TMS Figure 3. STP2022 Logic Symbol Sun Microsfiens, Inc 3
-
OCR Scan
STP2022M DS04-4

synoptics

Abstract: SynOptics 28115 adapters. Table 1.3 Operating System Support Operating System Intel SPARC Sun Solaris , for the Ethernet Adapter Requirements Hardware /Software Supported Systems Sun SPARC or , compatibility with the Sun Microsystems Solaris SPARC QFE driver. An integrated ATI Rage2C graphics engine , , which is a fully configured module. This adapter is plug and play compatible with Sun Solaris SPARC , trademarks of LSI Logic Corporation. Sun, Sun Microsystems, and Solaris are trademarks or registered
LSI Logic
Original
ITI8000 DB15-000217-00 synoptics SynOptics 28115 DDRS34560 ST39102LC E-198

TRANSISTOR R 40 AH-16

Abstract: TEA 1091 Diagram Sun M icrosystems, inc. 3 P relim in a ry S T PI 091 Business O peration SPARC , . Sun M icrosystems, Inc. 7 P relim in a ry Business SPARC Technology T A B L E 2: Signal , . CSA [l] DATA [6 3:0] I/O Sun M icrosystems, Inc. 11 Business SPARC Technology T A B , /o Sun M icrosystems, Inc. 15 P relim in a ry S T PI 091 Business SPARC Technology T , 12. VBus Invalidation Sun M icrosystems, Inc. 25 P relim in a ry Business M Bu s SPARC
-
OCR Scan
TRANSISTOR R 40 AH-16 TEA 1091 l xd 402 mf STP1091-60 TRANSISTOR AH-16 AD04M STP1091 STP1020 STP1021 STP1090
Abstract: Interface Interfere Signals TES T 2 Figure 3. Logical Pinout Sun Microsfiens, Inc 3 , Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by , Sun Micrasfierrs, Inc 2 MonochromeL CD Controller-STP3030 STP3030 25 17 37 SB _A D D R 0 51 , ro g ra m m a b le c lo c k g e n e ra to r (P C G ) c lo c k pulse. Description Sun , ode) Sun Microsfierts, Inc 5 Business SP A R C T a h rd o cy E lectrical C -
OCR Scan
L64825 S06-1-894

supersparc

Abstract: ] Ó Ó Figure 2. MBus Connector Pinout Sun Microsystems, Inc 4 p Ó ·Vf o Ó :V| o o , Preliminary Business SPARC Technology STP5010A November 1994 5 0 MHz SuperSPARC MBus , MBus System MBus D e s c r ip tio n MBus is a SPARC International standard bus designed to , (5.776"). Sun Microsystems, Inc 2 Prelim inary SuperSPARC Only MBus Module-50 MHz SuperSPARC MBus , connector to be used on the system board is also available Fujitsu and AMP (part number: 121340-4). Sun
-
OCR Scan
supersparc STP1020A STP5010AMBUS-50

supersparc

Abstract: mbr d type 51 pins connector Connector Pinout Sun Microsystems, Inc 4 Prelim inary Dual SuperSPARC + E-Cache Module-Dual 50 MHz , Module Dimensions Sun Microsystems, Inc. 17 Preliminary STP5022B $ SPARC Technology , Preliminary ^ SPARC Technology Business STP5022B November 1994 Dual 50 MHz SuperSPARC , System MBus D e s c r ip tio n MBus is a SPARC International standard bus designed to function , the STP1090A MCLK pins. Sun Microsystems, Inc 2 Prelim inary Dual SuperSPARC + E-Cache
-
OCR Scan
mbr d type 51 pins connector mbus controllers STP5022BMBUS-50

xlxxx

Abstract: 29 Sun Microsfiere, ina 13 30 o |-H C J rn ^ STP2Û24 & SPARC Technology Business , logo are trademarks or registered trademarks o f Sun Microsystems, Inc. All SPARC trademarks inclu ding , . SPARCstation and microSPARC are licensed exclu sively to Sun Microsystems, Inc. Products bearing SPARC , pplication D iagram Sun Micrasfierrs, Inc 2 Sfi&n L ogc CNp-ST P2024 STP2024 S ignal D , Input MBG Output SB_BR [2:0] CPU_IR [3:0] Input Input Sun Microsfiens, inc 3
-
OCR Scan
xlxxx CS4231 STP2000 STB3DS054-894

SCSI 50 pin connector

Abstract: STP1012 -bit MBLT transfers. In addition, the SPARC CPU-5V implements the capabilities of Sun Microsystems , SPARC/CPU-5V Technical Reference Manual P/N 203651 Edition 5.0 February 1998 FORCE COMPUTERS , . 1 1.1. The SPARC CPU-5V Technical Reference Manual Set. 1 1.2. Summary of the SPARC CPU , . 11 2.2. Location Diagram of the SPARC CPU-5V Board
-
Original
FGA-5000 SCSI 50 pin connector STP1012 NCR89C105 SPARC 2ce NCR89C100

L64811

Abstract: L64825 reserved. This document is derived from documents created by Sun Microsystems, Inc., and thus constitutes a derivative work. ©Sun Microsystems, Inc. 1988 TRADEMARK ACKNOWLEDGMENT LSI Logic logo design is a registered trademark and SparKIT is a trademark of LSI Logic Corporation. Sun Microsystems is a registered trademark and Sun is a trade mark of Sun Microsystems, Inc. SPARC is a registered trademark and SPARCstation is , information about the SPARC workstation-in particular, The SBus Specification, which can be obtained from Sun
-
OCR Scan
L64811 video frame buffer L64S24 M14008 L64801 L64853 S304504 D-102 CC1206Z5U104M050LT T491D156K025AS C220K1206CFLT C470K1206CFLT

L64814

Abstract: L64811 c e s s o r A R C h ite c tu re a n d SPARC a re tra d e m a rk s o f Sun M ic r o s y s te m s , Floating-Point Unit (FPU) is a highperformance, CMOS implementation of the SPARC (Scalable Processor ARChitecture , Diagram Instruction Set The SPARC architecture specifies a complete set of instructions fo ra , system software then performs the trapped instructions. The L64814 implements in hardware all SPARC , ) Preliminary Pinout, Package and Ordering Information The L64814 is available in a 143-pin, cavity-up
-
OCR Scan
tms390 sun sparc pinout TMS390C

SuperSPARC

Abstract: M-BUS Connector Pinout Sun Microsystems, Inc 4 p Ó ·Vf o Ó :V| o o as O Prelim inary , Preliminary Business SPARC Technology STP5011B November 1994 60, 50 MHz SuperSPARC , MBus is a SPARC International standard bus designed to function as a processor-independent bus between , Sun Microsystems, Inc 2 Prelim inary SuperSPARC + E-Cache MBus Module-60, 50 MHz SuperSPARC MBus , inductance. The selected connector is from AMP with part number 121497-4. Sun Microsystems, Inc 3
-
OCR Scan
M-BUS STP501 STP5011BMB US-50 US-60

SRAM

Abstract: ultrasparc n The UltraSPARC-1 module is a high performance, SPARC V9 compliant, small form factor processor , . High performance UltraSPARC-1 CPU module · Programmable bus speed · SPARC V9 compliant · Implements , , highly integrated superscalar processor implementing the SPARC V9 64-bit RISC architecture. UltraSPARC , conditional branches and cache misses. UltraSPARC-1 is an implementation of the 64-bit SPARC V9 architecture , 14 mm. 390 Sun M ic ro elec tro n ics July 1997 UltraSPARC"-! CPU Module 167 MHz
-
OCR Scan
SRAM ultrasparc MC100LVE111 167MH H-261 STP5110A STP5110AUPA-167 STP1030A
Abstract: registered tradem arks and IBM PC-AT is a trademark of International Business Machines Corporation. Sun is a trademark o f Sun M icrosystems, Incorporated. SPARCstation is a trademark of SPARC International, Incorporated and is licensed exclusively to Sun M icrosystems, Incorporated. Altera products marketed under , design support featuring Altera's MAX+PLUSII development system on IBM PC-AT, Sun SPARCstation, and HP , -pin J-lead chip carrier (PLCC) package (see Figure 1) Figure 1. EP610A Package Pin-Out Diagrams O O -
OCR Scan
EP610 EP610T

sun sparc pinout

Abstract: DSP56001 ) IBM PC, HP7xx Sun Sparc User Application Circuits AAA AAA AAA AAA AAA AAA AAA AAA , ) IBM PC, HP7xx Sun Sparc Command Converter1 DSP Target DSP1 JTAG/OnCE Serial Interface , software package runs on the IBM-PC, Macintosh II, and a Sun-3 or Sun-4 Workstation with expandable slot , an EISA slot, Sun-4 Workstations with an available SBUS slot and the Apple Macintosh II computers , system commands are to be executed from within the ADS program. 1.3.2 SUN MICROSYSTEMS SUN
Motorola
Original
DSP56001

910-A01

Abstract: International Business Machines Corporation. Sun is a trademark o f Sun Microsystems, Incorporated. SPARCstation is a trademark of SPARC International, Incorporated and is licensed exclusively to Sun M , 's MAX+PLUSII development system on IBM PC-AT, Sun SPARCstation, and HP 9000 Series 700 platforms (EDIF , ) package (see Figure 1) Figure 1. EP910A Package Pin-Out Diagram Package outline not drawn to scale
-
OCR Scan
910-A01 EP910 EP910T

MK48T59

Abstract: STP2003QFP are connected to implement the rest of the Sun core IO system. PCIO is built around an internal bus , sync. · Sun compatible NVRAM, MK48T59, with alarm clock interrupt for power management. · EPROM of , configuration of U2P and PCIO in a PCI based Ultra SPARC system. U2P connects to the System Controller chip and , TA (15:0) Tag TD (24+3+P) DA(18+16BE) D (128+16P) 512KB E$ Ultra SPARC-1 SF3 SF3a , EBus2 PCI Interface B U2P PCIO Figure 2. Typical System Application PINOUT DESCRIPTION
Sun Microsystems
Original
STP2003QFP sf3a floppy controller pinout 100-4183-05 UltraSPARC ii FLOPPY pinout 24 DT06551 208-P STP2003PQFP

STP2003QFP

Abstract: STP2003PQFP (pseudo-ISA bus) to which off-the-shelf peripherals are connected to implement the rest of the Sun core IO , Siemens SAB82532, 460.8 KBaud async, 384 KBaud sync. · Sun compatible NVRAM, MK48T59, with alarm clock , diagram shows one possible configuration of U2P and PCIO in a PCI based Ultra SPARC system. U2P connects , (24+3+P) DA(18+16BE) D (128+16P) 512KB E$ Ultra SPARC-1 SF3 SF3a PCI Bus Clk SDB , B U2P PCIO Figure 2. Typical System Application PINOUT DESCRIPTION Pin naming
Sun Microelectronics
Original
PC87303 isa bus isa bus data sheet 16c550 serial pci slot pinout tri state 16C550

STP2202ABGA

Abstract: RT0201 pin-out assignments) see page 24 and page 25. July 1999 Sun Microsystems, Inc 7 , : power management, automatic error correction, and lower maintenance cost Sun Microsystems, Inc , E-cache interface. July 1999 Sun Microsystems, Inc 3 UltraSPARCTM-II CPU Module 400 MHz CPU , [143:0] UPA Connector Figure 1. Module Block Diagram 4 Sun Microsystems, Inc July 1999 , . The figure also illustrates a slave-only UPA graphics port for Sun graphics boards . The module
Sun Microsystems
Original
SME5224AUPA-400 STP2202ABGA RT0201 Sun Enterprise 250 Sun UltraSparc MC100LVE210 400MH
Abstract: assignments (UPA pin-out assignments) see page 26 and page 27. September 2000 Sun Microsystems, Inc 7 , SPARCâ"¢ architectures â'¢Uses 0.25 micron technology and packaging â'¢ 64-bit SPARC V9 architecture , such as: power management, automatic error correction, and lower maintenance cost Sun Microsystems , 1. Module Block Diagram September 2000 Sun Microsystems, Inc 3 Advanced Version , Logic) clocks are converted on the module to the HSTL clocks, for the E-cache interface. 4 Sun Sun Microsystems
Original
SME5224BUPA-480
Showing first 20 results.