500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
CC2430BALUN_REFDES Texas Instruments CC2430 Anaren Balun Reference Design visit Texas Instruments
CC2420BALUN_REFDES Texas Instruments CC2420 Anaren Balun Reference Design visit Texas Instruments
CC2530TDKBALUN-RD Texas Instruments TDK Corporation balun optimized for CC253x visit Texas Instruments
CC1101-JTIBALUN-RD Texas Instruments CC1101 JTI Balun 868/915 MHz Reference Design visit Texas Instruments
CC2530BALUN-REFDES Texas Instruments CC2530EM Ref Des with optimized JT chip balun visit Texas Instruments
TRF37A32IRTVR Texas Instruments 400M-1700MHz Dual Down Converter Mixer with Integrated IF Amp & RF Baluns 32-WQFN -40 to 85 visit Texas Instruments

step down balun

Catalog Datasheet MFG & Type PDF Document Tags

r0402

Abstract: GRM1555C1H101JD01D AVDDDRVDD ADIADP1706AVDDDRVDD 4 5 AVDDDRVDD STEP DOWN STEP DOWN LDO LINEAR AND MIXED SIGNAL COMPONENTS K&L Rhode & Schwartz SMA-100 2 DC-DC DC-DC 3LDO STEP DOWN , BALUN INPUT CIRCUIT AD9268 VIN­A CLK+ CLK­ SINGLE BALUN CLOCK CIRCUIT 4ADP1708 LDO , BALUN INPUT CIRCUIT AVDD DRVDD VIN+A AD9268 VIN­A CLK+ CLK­ SINGLE BALUN CLOCK
Analog Devices
Original
ADP1708 r0402 GRM1555C1H101JD01D ERJ2RKF1003X Phycomp C0402 ERJ2RKF10R0X bd 5987 DC-DC90 1ADIADP2114 1ADP2114 ADP1706-1 125MH
Abstract: TOKEN Balun Transformer General Information Surface Mount Balun Transformer General Infornation What is Balun Transformer? Balun is name of device that can be like a common mode choke, unbalance to balance transformer, or a step up or down transformer. Balun is an acronym of BALanced UNbalanced, itâ'™s used to convert an unbalanced signal to a balanced one or vice versa. A balun transformer , output. A typical use for a balun is in a television antenna. Balanced: A method of transmitting Token Electronics
Original

MAX2740

Abstract: circuit schematic for ev 100 m mixer EQUIPMENT MAX2740ECM 48-pin TQFP-EP* U2 Table 1. Recommended Test Equipment HP 8561E Balun (2 , measured power gain will be approximately 16dB. 4) Repeat the calibration procedure (step 3) for use on , RFMIX_OUT- through the balun to the spectrum analyzer. At 135MHz, losses due to the Anzac balun are approximately 0.65dB. The measured power gain should be approximately 22dB. If a balun is unavailable, a , final output power measurement. 5) Repeat the calibration procedure (step 3) for use on the IF mixer
Maxim Integrated Products
Original
MAX2740 MAX2740EVKIT TAJC106K016R circuit schematic for ev 100 m mixer 2LNA 15 pin vga pin out connections anzac mixers 8648C GRM36COG2R7B050A GRM36COG030B050A GRM36COG020B050A GRMX5R153K016A

anzac mixers

Abstract: circuit schematic for ev 100 m mixer (step 3). Connect VGA_IN+ and VGA_IN- through one balun to the 15.42MHz (-27dBm) signal source. Connect , calibration procedure as before (step 3). Connect FGA_IN+ and FGA_IN- through one balun to the 15.42MHz , circuit board, Rev. B MAX2740 data sheet Power Supply Spectrum Analyzer Balun (2) Extra Voltage Source RF , measured power gain will be approximately 16dB. 4) Repeat the calibration procedure (step 3) for use on the , RFMIX_OUT- through the balun to the spectrum analyzer. At 135MHz, losses due to the Anzac balun are
Maxim Integrated Products
Original
HP 8648c siemens c35 terminal siemens c45 GRM36X7R102K050A GRM36COG120J050A GRM36COG101J050A GRM36COG070B050A OUTC22 MAX4122

balun LDB20C

Abstract: Z5B Series Supply Operation: 5V @ 45 mA Typical Power down mode @ 100 µA Typical APPLICATIONS Cellular Basestations , filter or driven through a balun (transformer) to provide a balanced drive from a single-ended source The , µF. Power Down Interface (PWDN) The AD8343 is active when the PWDN pin is held low; otherwise the , Response Time Device ON to OFF Figure 45 Bias Current vs. PWDN Voltage To assure full power down , handle. M/A-Com manufactures these baluns with their ETC line. Murata produces a true surface mount balun
Analog Devices
Original
balun LDB20C Z5B Series ERJ6GEYJR00V

ADF4159

Abstract: channel contains a single-ended RF input with an on-chip balun followed by a differential low noise , on-chip balun. Control of the on-chip registers is through a simple 3-wire interface. The ADF5904 comes , RX4_RF TEMP SENSOR BALUN BALUN BALUN BALUN LNA LNA LNA LNA ATEST CE CLK DATA LE 32-BIT DATA REGISTER DOUT LO_IN BALUN 12885-001 RX4_O RX4_OB RX3_O , pin powers down the device. Serial Data Output. Analog Test Output Channel 4 Complementary Baseband
Analog Devices
Original
ADF4159 MO-220-WHHD-5 08-16-2010-B CP-32-12 ADF5904WCCPZ ADF5904WCCPZ-RL7 EV-ADF5904SD2Z

8051A

Abstract: balun sma 2.2 is available. 3. Go through the steps in section 4 to assemble the hardware. Repeat this step , microcontroller by following the instructions in subsection 5.2. Repeat this step on both peers. 6. Finally, a , , operating modes, registers etc. 3.2 Description of Antenna and Balun Circuit The antenna output of the , solved by a BALUN circuit on the RZ502 top module. A BALUN (a compound term meaning , . Figure 3-2 depicts the BALUN circuit described above. Figure 3-2 BALUN Circuit C1 BALUN SMA
Atmel
Original
AT86RF230 8051A balun sma STK500 AVR41 STK501 interface zigbee with AVR AVR414 ATAVRRZ502 1281V
Abstract: , including about 1 dB for input balun and transmission line losses. Step 2. Since the board default , loss, including about 1 dB for input transmission line losses and balun. Step 3. Connect a spectrum , RF baluns. This EVM can be configured with a different balun to facilitate operation in the desired , TRF3711xx device frequency options and lists the recommended balun for each device. Table 1. TRF3711xx Device Frequencies and Recommended Baluns (1) Frequency Device Recommended Balun 700 MHz Texas Instruments
Original
SLWU070C TSW6011EVM TSW6011 TRF371125 ADS5282 ISO/TS16949
Abstract: â"¦. The gain is adjustable over a 31.5 dB range with a 0.5 dB step size via the on-chip SPI, or , receivers (W-CDMA, TD-SCDMA, WiMAX, GSM, LTE, PCS, DCS, DECT) Active antenna systems PTP radio link down , Variation Gain Step Gain Conformance Error Phase Conformance Error Output P1dB Output IP3 Differential , Gain Step Gain Conformance Error Phase Conformance Error Output P1dB Output IP3 (OIP3) Bandwidth , 0.5 BALUN CODE 0 BALUN CODE 1 BALUN CODE 2 BALUN CODE 3 BALUN CODE 4 BALUN CODE 5 BALUN CODE Analog Devices
Original
ADRF6658 MO-220-WKKD CP-48-5 ADRF6658BCPZ ADRF6658BCPZ-RL7 EV-ADRF6658SD1Z

TQFP48-EP

Abstract: external inductor. Up conversion mixer. Down conversion mixer. Variable Gain LNA with 21 dB gain control , interface. Internal self-diagnostic circuits. Power down mode with fast start-up. Device No external Image , .6 Total Supply Current VDD3.6 power down mode VDD5 @ 5.0 V VDD5 Total Supply Current VDD5 power down mode , 5V 50 - 861 MHz Pad HPF Mixer 1:1 Balun 1120 MHz 1st IF Transistor Amplifier Mixer 4:1 Balun , Max LNA Step 6.2 dB Passband Gain Flatness, + 2 MHz from Center + 0.5 dB LO Sideband Noise @ 10 kHz
Motorola
Original
TQFP48-EP MC44C800/801 MC44C800 MC44C801

Motorola 801

Abstract: transistor 801 diagrams fully integrated VCO and one VCO requiring only an external inductor. Up conversion mixer. Down , . Power down mode with fast start-up. Device No external Image Filter required. MC44C800FTA , Current VDD3.6 power down mode VDD5 @ 5.0 V VDD5 Total Supply Current VDD5 power down mode 3.2 , Amplifier Pad Mixer HPF 4:1 Balun Freescale Semiconductor, Inc. Parameter Mixer 1:1 Balun RF Input BPF Simple LC Filter IF Output 36 to 46 MHz LPF 5V Upstream Side of
Freescale Semiconductor
Original
Motorola 801 transistor 801 diagrams LPF, HPF, BPF filter rf MOtorola bpf 2N2222 motorola BPF filter rf TQFP48EP

t0873

Abstract: R0402 12V OUTPUT STEP DOWN STEP DOWN LDO LINEAR AND MIXED SIGNAL COMPONENTS Figure 2 , eliminated. MAIN POWER BLOCK 12V OUTPUT STEP DOWN ADP2114 PWM step-down regulator. This dual output , regulators must regulate down from a power rail several volts above their output voltage. LDOs typically , requires 100 mA, or 330 mW from a 3.3 V supply. With a typical LDO regulating 5 V down to 3.3 V, the , derived from a single high current power supply. Often this power gets regulated down through a number of
Analog Devices
Original
t0873 QFN32-5X5 SMA100 signal generator 1403 pins 8 smd single balun diode c0402 T08734-0-2/10
Abstract: ) follows the tunable balun, and the attenuation range is 0 dB to 15 dB with a step size of 1 dB. The , Programmable HD3/IP3 trim Single pole, double throw (SPDT) RF input switch RF digital step attenuation range: 0 dB to 15 dB Integrated RF tunable balun for single-ended 50 Ω input Multicore integrated VCO , oscillator (VCO). The ADRF6820 also integrates a 2:1 RF switch, an on-chip tunable RF balun, a programmable , small 6 mm × 6 mm footprint. The high isolation 2:1 RF switch and on-chip tunable RF balun enable the Analog Devices
Original
MO-220-WJJD-5 CP-40-7 ADRF6820ACPZ-R7 ADRF6820-EVALZ D11990-0-4/15
Abstract: balun, and the attenuation range is 0 dB to 15 dB with a step size of 1 dB. The RFDSA_SEL bits , , double throw (SPDT) RF input switch RF digital step attenuation range: 0 dB to 15 dB Integrated RF tunable balun for single-ended 50 Ω input Multicore integrated VCO Demodulated 1 dB bandwidth: 600 MHz , tunable RF balun, a programmable RF attenuator, and two low dropout (LDO) regulators. This highly , tunable RF balun enable the ADRF6820 to support two single-ended, 50 â"¦ terminated RF inputs. A Analog Devices
Original
D11990-0-3/14
Abstract: Control Interface (B4). MSB for Gain Step Size Control in Up/Down Mode (GS1). Channel B Select (CSB). When , Control Interface (B3). LSB for Gain Step Size Control in Up/Down Mode (GS0). Fast Attack (FA_B). In , /down gain step function. Gain is increased by a clock pulse on the UPDN_CLK_A pin or the UPDN_CLK_B pin , /down interface. In general, the gain step size is 0.5 dB, but larger sizes can be programmed using the , dB ± 0.1 dB step size 150 differential input and output 7.5 dB noise figure at maximum gain OIP3 Analog Devices
Original
ADL5202 CY7C68013A-56LFXC 24LC64-I/SN ADP3334ACPZ X24M000000S244 MO-220-WJJD
Abstract: Control Interface (B4). MSB for Gain Step Size Control in Up/Down Mode (GS1). Channel B Select (CSB). When , Control Interface (B3). LSB for Gain Step Size Control in Up/Down Mode (GS0). Fast Attack (FA_B). In , /down gain step function. Gain is increased by a clock pulse on the UPDN_CLK_A pin or the UPDN_CLK_B pin , serial peripheral interface, or the gain up/down interface. In general, the gain step size is 0.5 dB, but , dB ± 0.1 dB step size 150 differential input and output 7.5 dB noise figure at maximum gain OIP3 Analog Devices
Original
CP-40-10 ADL5202ACPZ-R7 ADL5202-EVALZ D09387-0-10/11
Abstract: LSB for Gain Step Size Control in Up/Down Mode (GS0). Fast Attack (FA_B). In serial mode, a logic , 1 0 1 Step Size (dB) 2 4 8 16 GAIN UP/DOWN INTERFACE The GS1 and GS0 pins control the up/down gain step function. Gain is increased by a clock pulse on the UPDN_CLK_A pin or the , gain up/down interface. In general, the gain step size is 0.5 dB, but larger sizes can be programmed , ± 0.1 dB step size 150 â"¦ differential input and output 7.5 dB noise figure at maximum gain OIP3 Analog Devices
Original

ADT4-6T

Abstract: ADT4-6T package Matched Pair of Differential Digitally-Controlled VGAs Gain Range: 4.5 dB to 20.5 dB Step 0.25 dB , Impedance Input Common Mode Range GAIN Voltage Gain Range Gain Step Size 0.1dB Gain Flatness Mismatch Group Delay Flatness Mismatch Gain Step Response Common-mode Rejection Ratio OUTPUT STAGE Maximum , differential signal. R12 to R14 and R15, R16, and R19 are populated for appropriate balun interface. R44 to , C20 are balun decoupling capacitors. R17, R18, R20, R21 can be populated with 0 and the balun
Analog Devices
Original
MO-220-VHHD-2 ADT4-6T ADT4-6T package SN74LVC2G14 AD8366 500MH 800MH CP-32-4 AD8366-EVALZ

7039d

Abstract: Control Interface (B4). MSB for Gain Step Size Control in Up/Down Mode (GS1). Channel B Select (CSB). When , Control Interface (B3). LSB for Gain Step Size Control in Up/Down Mode (GS0). Fast Attack (FA_B). In , /down gain step function. Gain is increased by a clock pulse on the UPDN_CLK_A pin or the UPDN_CLK_B pin , /down interface. In general, the gain step size is 0.5 dB, but larger sizes can be programmed using the , dB ± 0.1 dB step size 150 differential input and output 7.5 dB noise figure at maximum gain OIP3
Analog Devices
Original
7039d D09387-0-12/12

IPPA

Abstract: AD8366 balun that gets demodulated and down converted to differential IF signals through the ADL5380. This , pair of differential, digitally controlled VGAs Gain range: 4.5 dB to 20.25 dB 0.25 dB gain step size , voltages. The input common-mode voltage also defaults to VPOS/2 but can be driven down to 1.5 V. A , Maximum Voltage Gain Gain Step Size Gain Step Accuracy Gain Flatness Gain Mismatch Group Delay Flatness Mismatch Gain Step Response Common-Mode Rejection Ratio OUTPUT STAGE Linear Output Swing
Analog Devices
Original
IPPA E8251D ADF4350 ADL5523 CP-32-8 AD8366ACPZ-R7 D07584-0-3/11
Showing first 20 results.