500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
FIN224ACGFX Fairchild Semiconductor Corporation 22-bit Serializer Deserializer (*Recommended for new designs), 42BALL,USSBGA,JEDEC MO-195, 3.5MM WIDE, 3000/TAPE REEL pdf Buy
HCTS164KMSR Intersil Corporation HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP14, CERAMIC, DFP-14 pdf Buy
MM74HC595CW Fairchild Semiconductor Corporation HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, UUC16, WAFER pdf Buy

Search Stock

Part Manufacturer Description Last Check Distributor Ordering
SERIAL 7-SEG 8DIGIT BOARD MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 4 from $21.90 (Sep 2016) TME Electronic Components Buy
SERIAL ETHERNET MIKROELEKTRONIKA Expansion board; RJ45,IDC10; In the set: prototype board 4 from $29.90 (Sep 2016) TME Electronic Components Buy
SERIAL ETHERNET 2 MIKROELEKTRONIKA Expansion board; RJ45,IDC10; In the set: prototype board 12 from $33.00 (Sep 2016) TME Electronic Components Buy
SERIAL GLCD ADAPTER 128X64 MIKROELEKTRONIKA Multiadapter; IDC10; In the set: prototype board; Interface: SPI 4 from $14.00 (Sep 2016) TME Electronic Components Buy
SERIAL GLCD ADAPTER 240X128 MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 2 from $14.00 (Sep 2016) TME Electronic Components Buy
SERIAL GLCD ADAPTER 240X64 MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 1 from $8.40 (Sep 2016) TME Electronic Components Buy
SERIAL LCD ADAPTER 2X16-4X20 MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 5 from $14.00 (Sep 2016) TME Electronic Components Buy
SERIAL RAM BOARD MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 5 from $24.00 (Sep 2016) TME Electronic Components Buy
SERIAL-BUS-EVM Texas Instruments Serial-Bus Evaluation Module - Boxed Product (Development Kits) (Alt: SERIAL-BUS-EVM) from $501.4118 (Aug 2016) Avnet Buy
SERIAL-BUS-EVM Texas Instruments Entwicklungsboard Texas Instruments SERIAL-BUS-EVM 99,999,999 from €577.94 (Sep 2016) Conrad Electronic Buy
SERIAL-BUS-EVM Texas Instruments SERIAL-BUS-EVM from $829.1600 (Aug 2016) element14 Asia-Pacific Buy
SERIAL-BUS-EVM Texas Instruments SERIAL-BUS-EVM from £367.6700 (Aug 2016) Farnell element14 Buy
SERIAL-BUS-EVM Texas Instruments Interface Development Tools SERIAL BUS Eval Mod 2 from $499.00 (Aug 2016) Mouser Electronics Buy
SERIAL-BUS-EVM Texas Instruments N/A 1 from $417.84 (Sep 2016) Rochester Electronics Buy
SERIAL-DB9-M12 Red Lion Controls 5' DB-9/M12 SERIAL CABLE from $109.62 (Sep 2016) Digi-Key Buy
SERIAL-DB9-M12 Red Lion Controls 5' DB-9/M12 SERIAL CABLE from $87.00 (Sep 2016) Newark element14 Buy
SERIAL-DB9-RM12 Red Lion Controls 5' DB-9/RA M12 SERIAL CABLE from $120.96 (Sep 2016) Digi-Key Buy
SERIAL7SEGDISPLAY MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 3 from $16.90 (Sep 2016) TME Electronic Components Buy
SERIAL7SEGDISPLAY2 MIKROELEKTRONIKA Expansion board; IDC10; In the set: prototype board 9 from $21.90 (Sep 2016) TME Electronic Components Buy
SERIALCABLE#2 INTE - 1 from $4.20 (Aug 2016) Quest Components Buy

serial bus arbitration

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: within the request. 4.1 Arbitration To enhance the usefulness of Serial Bus, each node on the bus can , Arbitration 1993 Dec 14 7 SN00110 SN00110 Philips Semiconductors A bus on a diet - the serial bus , an introduction to the P1394 P1394 high performance serial bus 5.3.1.4 Normal arbitration- Once the , performance serial bus 5.4 Backplane Physical Layer and Arbitration The backplane environment is a , Philips Semiconductors A bus on a diet - the serial bus alternative an introduction to the ... Philips Semiconductors
Original
datasheet

13 pages,
74.89 Kb

P1394 SN00117 TEXT
datasheet frame
Abstract: occurs IEEE STANDARD 1394 SERIAL BUS CONTROLLER 4 before the start of arbitration for an , 1394 SERIAL BUS CONTROLLER 5 Using fair arbitration, an active node can initiate an arbitration , both present on the serial bus, a fairness interval ends when the final fair arbitration node and up , SERIAL BUS CONTROLLER 6 Cycle Master Arbitration This arbitration class is used by the cycle master , IEEE 1394 SERIAL BUS CONTROLLER November 1996 DESCRIPTION Fujitsu has developed a 1394 ... Fujitsu
Original
datasheet

30 pages,
85.22 Kb

Yamaha Musical Instruments P1394 IEEE Standard 802 Yamaha Musical Adaptec Firewire 1996 TEXT
datasheet frame
Abstract: an introduction to the P 1394 high performance serial bus 4.1 Arbitration To enhance the , Philips Semiconductors A bus on a diet - the serial bus alternative an introduction to the P1394 P1394 high performance serial bus Author: M ich ae l Johas Teener, Plum bing Architect; Apple Computer , justifications for the use a serial bus in computer systems. It then describes a leading proposal for such an interconnect: the proposed IEEE P1394 P1394 High Performance Serial Bus. NOTE: A previous version of this paper was ... OCR Scan
datasheet

13 pages,
620.06 Kb

P1394 TEXT
datasheet frame
Abstract: -w ire serial port or a bytewide system bus. Arbitration of the serial/parallel multiplexer is controlled , -wire serial port · Supports 512K bytes of memory · 68-pin version provides arbitration mechanisms for dual , /Output For Serial Port Clock Input For Serial Port Serial Port Active Output System Bus Enable System Bus , . Memory capacity of up to 512K bytes can be addressed directly. Arbitration between the serial and , system bus chip enable (CEB) or from a 56-bit protocol provided by the 3-wire serial port and associated ... OCR Scan
datasheet

11 pages,
462.81 Kb

DS1280 TEXT
datasheet frame
Abstract: multiplexer is either a 3-w ire serial port or a bytewide system bus. Arbitration of the serial/parallel , directly. Arbitration between the serial and bytewide port is accomplished by handshaking or using predict , bus supplied to RAM. These eight When RST is low, all communications to the serial port are , and data stream provided by the 3-wire serial port and associated timing circuits. CEB -S ystem bus , the 3-wire serial port and associated timing circuits. data from RAM to the parallel system bus (68 ... OCR Scan
datasheet

11 pages,
304.26 Kb

DS1280 TEXT
datasheet frame
Abstract: port or a bytewide system bus. Arbitration of the serial/parallel multiplexer is controlled by signals , a 3-wire serial port · Supports 512K bytes of memory · 68-pin version provides arbitration , . Arbitration between the serial and bytewide port is accomplished by handshaking or using predict- able , the serial port. D0R­D7R ­ Data bus supplied to RAM. These eight signals comprise the , system data bus (D0B-D7B) or from the protocol and data stream provided by the 3-wire serial port and ... Dallas Semiconductor
Original
datasheet

11 pages,
129.97 Kb

DS1280FP-80 DS1280 a17b A14B A13B A11B A10B A12B TEXT
datasheet frame
Abstract: SYSTEM ADDRESS BUS D0B-D7B SYSTEM DATA BUS SERIAL/PARALLEL ADDRESS MUX WITH ARBITRATION BYTE , a 3-wire serial port · Supports 512K bytes of memory · 68-pin version provides arbitration , Input/Output For Serial Port Clock Input For Serial Port Serial Port Active Output System Bus Enable , 512K bytes can be addressed directly. Arbitration between the serial and bytewide port is , inhibited. When high, data is clocked into or out of the serial port. D0R­D7R ­ Data bus supplied to RAM ... Dallas Semiconductor
Original
datasheet

11 pages,
131.96 Kb

DS1280FP-80 DS1280 a17b A13B A12B A11B A10B A18B dallas ds1280 TEXT
datasheet frame
Abstract: bus. Arbitration of the serial/parallel multiplexer is controlled by signals from the 3-wire to , port. The arbitration byte has special restrictions and disciplines so that the 3-wire serial bus and , 512K bytes can be addressed directly. Arbitration between the serial and bytewide port is accomplished , bus write enable (WEB) or from a 56-bit protocol provided by the 3-wire serial port and associated , by the 3-wire serial port and associated timing circuits. D0R-D7R - Data bus supplied to RAM. These ... OCR Scan
datasheet

13 pages,
753.82 Kb

static ram 2015 DS1280s DS1280FP-80 DS1280FP-44 DS1280 A10B A18E dallas ds1280 TEXT
datasheet frame
Abstract: system bus. Arbitration of the serial/parallel multiplexer is controlled by signals from the 3-wire to , ARBITRATION BYTE Figure 4 MSB LSB P1 PARALLEL BUS STATUS BITS P0 NOT USED S2 SERIAL PORT STATUS BITS , Serial Port Active Output System Bus Enable System Bus Read Enable System Bus Write Enable System Address , the system bus write enable (WEB) or from a 56-bit protocol provided by the 3-wire serial port and , provided by the 3-wire serial port and associated timing circuits. D0R-D7R - Data bus supplied to RAM ... OCR Scan
datasheet

11 pages,
458.58 Kb

dallas ds1280 DS1280 TEXT
datasheet frame
Abstract: addressed directly. Arbitration between the serial and bytewide port Is accomplished by JUUUUUUUUUL , Serial Port Active Output System Bus Enable System Bus Read Enable System Bus Write Enable System Address , derived from the system bus chip enable (CEB\) or from a 56-bit protocol provided by the 3-wire serial , derived from the system bus read enable (OEB\) orfrom a 56-bit protocol provided by the 3-wire serial port , -wlre serial port and associated timing circuits. D0R-D7R - Data bus supplied to RAM. These eight signals ... OCR Scan
datasheet

15 pages,
1126.51 Kb

DS1280Q-68 DS1280 68-PIN a17b dallas ds1280 9114 static ram TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
slld002 TFB2010M TFB2010M Application Report Futurebus+ Arbitration Bus Controller slla015 TFB2010M TFB2010M Application Report Futurebus+ Arbitration Bus Controller slla017 TFB2010M TFB2010M Application Report Futurebus+ Arbitration Bus Controller slla021 TFB2010M TFB2010M Data Sheet Futurebus+ Arbitration Bus Controller sgls074 TFB2010M TFB2010M Data Sheet Futurebus+ Arbitration Bus Controller Report 4-Port HUB For The Universal Serial Bus slla015 TUSB2040 TUSB2040 Application Report 4-Port
/datasheets/files/texas-instruments/navigate/td_4_1.htm
Texas Instruments 21/06/1998 29.07 Kb HTM td_4_1.htm
C bus. The I 2 C bus is a serial bus developed by Philips Corporation consisting of a two-pin 2 C peripherals and microcontrollers for system management functions. The serial bus requires a Theory of Operation The I 2 C bus defines a serial protocol for passing information between agents on the I 2 C bus using only a two pin interface. The interface consists of a Serial Data/Address (SDA) line and a Serial Clock Line (SCL). Each device on the I 2 C bus is recognized by a unique 7-bit
/datasheets/files/intel/technologies/design/iio/manuals/techinfo/80960r~1/22_i2c.htm
Intel 04/05/1999 139.27 Kb HTM 22_i2c.htm
to the serial bus. After the SBPH400 SBPH400 wins the arbitration, it grants the bus to the link device by initialization and bus arbitration. w Reception and Transmission of Data Strobe Bit Level encoded packets w of bus initialization) and in parallel with the transmission of Data_Prefix arbitration signal during , using the local reference clock. 2.6 Bus reset, arbitration and control The SBPH400 SBPH400 enters bus reset on addressed to the node, it responds immediately (without arbitration) with a Self_ID packet to both the bus
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/5811-v1.htm
STMicroelectronics 02/04/1999 77.87 Kb HTM 5811-v1.htm
to the serial bus. After the SBPH400 SBPH400 wins the arbitration, it grants the bus to the link device by . . . . . . . . . . . . . . . . . . . . . 9 2.6 Bus reset, arbitration and control . . . . . . . . reset, arbitration and control The SBPH400 SBPH400 enters bus reset on power reset, if the reset signal is from the bus or from the local link addressed to the node, it responds immediately (without arbitration link device to request access to the serial bus and to read and write the chip registers. 2.8.2 Types
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/5811.htm
STMicroelectronics 20/10/2000 82.36 Kb HTM 5811.htm
the serial bus has been idle for an arbitration reset gap time (this is defined in the IEEE 1394 . . . . . 9 2.6 Bus reset, arbitration and control . . . . . . . . . . . . . . . . . . . . . . . initialization and bus arbitration. w Reception and Transmission of Data Strobe Bit Level encoded packets w the link layer as described above, using the local reference clock. 2.6 Bus reset, arbitration and node, it responds immediately (without arbitration) with a Self_ID packet to both the bus and the
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/5811-v3.htm
STMicroelectronics 25/05/2000 79.71 Kb HTM 5811-v3.htm
No abstract text available
/download/57358569-845302ZC/12_spipr.zip ()
STMicroelectronics 20/10/2000 21.96 Kb ZIP 12_spipr.zip
No abstract text available
/download/52976966-844721ZC/12_spipr-v1.zip ()
STMicroelectronics 19/08/1998 21.96 Kb ZIP 12_spipr-v1.zip
performance serial bus. This serial bus defines both a backplane (for example, VME, FB+) physical layer and a 1394 serial bus is organized as if it were memory space interconnected between devices, or as if of multispeed transactions on a single 1394 serial bus requires consideration of each node's maximum high-performance serial bus. As the technology is developed and deployed, new interfaces such as direct connect deployment. The serial bus' memory space addressing is a perfect fit for "slotless" systems such as PDAs.
/datasheets/files/texas-instruments/sc/docs/msp/1394/tech.htm
Texas Instruments 12/02/1997 17.27 Kb HTM tech.htm
No abstract text available
/download/27200300-622080ZC/1101_1394_training.zip ()
Philips 19/12/2001 1589.58 Kb ZIP 1101_1394_training.zip
to the serial bus. After the SBPH400 SBPH400 wins the arbitration, it grants the bus to the link device by initialization and bus arbitration. w Reception and Transmission of Data Strobe Bit Level encoded packets w of bus initialization) and in parallel with the transmission of Data_Prefix arbitration signal during , using the local reference clock. 2.6 Bus reset, arbitration and control The SBPH400 SBPH400 enters bus reset on addressed to the node, it responds immediately (without arbitration) with a Self_ID packet to both the bus
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/5811-v2.htm
STMicroelectronics 14/06/1999 77.83 Kb HTM 5811-v2.htm