500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
ISL6549CBZ Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy
ISL6549CBZ-T Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy
ISL6549CRZ Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy
ISL6549CRZ-T Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy
ISL6549IAZ Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy
ISL6549IAZ-T Intersil Corporation Single 12V Input Supply Dual Regulator - Synchronous Rectified Buck PWM and Linear Power Controller; QFN16, QSOP16, SOIC14; Temp Range: See Datasheet visit Intersil Buy

schematic diagram PWM 12V 30a

Catalog Datasheet MFG & Type PDF Document Tags

schematic diagram PWM 12V 30a

Abstract: GND Timing Diagram PWM TPDUGATE TRUGATE TFUGATE UGATE LGATE TFLGATE TRLGATE , MOSFET Phase 1, Heavy Load VIN = 12V, IOUT = 30A Efficiency (%) 0.84 0.82 UGATE (5V/Div , = 12V, IOUT = 30A Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE , ) Time (50ns/Div) Dead Time Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A Phase 2, Heavy Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE (5V/Div) PHASE (5V/Div) PHASE (5V/Div
RichTek Technology
Original
Abstract: LGATE3 GND Timing Diagram PWM TPDUGATE TRUGATE TFUGATE UGATE LGATE TFLGATE , MOSFET Phase 1, Heavy Load VIN = 12V, IOUT = 30A Efficiency (%) 0.84 0.82 UGATE (5V/Div , = 12V, IOUT = 30A Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE , ) Time (50ns/Div) Dead Time Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A Phase 2, Heavy Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE (5V/Div) PHASE (5V/Div) PHASE (5V/Div RichTek Technology
Original
Abstract: LGATE3 GND Timing Diagram PWM TPDUGATE TRUGATE TFUGATE UGATE LGATE TFLGATE , 1, Heavy Load VIN = 12V, IOUT = 30A Efficiency (%) 0.84 0.82 UGATE (5V/Div) 0.8 , = 30A Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE (5V/Div , /Div) Dead Time Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A Phase 2, Heavy Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE (5V/Div) PHASE (5V/Div) PHASE (5V/Div) LGATE RichTek Technology
Original

schematic diagram PWM 30a

Abstract: schematic diagram converter 12v to 24v 30a PHASE3 PWM3 PVCC3 LGATE3 GND Timing Diagram PWM TPDUGATE TRUGATE TFUGATE UGATE , VIN = 12V, IOUT = 30A Efficiency (%) 0.84 0.82 UGATE (5V/Div) 0.8 PHASE (5V/Div , Time (50ns/Div) Output Current (A) Dead Time Phase 1, Heavy Load VIN = 12V, IOUT = 30A Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A UGATE (5V/Div) UGATE (5V/Div) PHASE (5V/Div , Dead Time Phase 1, No Load VIN = 12V, IOUT = 30A Phase 2, Heavy Load VIN = 12V, IOUT = 30A
RichTek Technology
Original

schematic diagram PWM 12V 30a

Abstract: schematic diagram PWM 30a shows the schematic diagram of a 12V input, 3.3V/ 30A output PolyPhase power supply. Two synchronous , . Schematic Diagram of a 30A Power Supply Using LTC1629 09/99/211 VOSENSE­ VOSENSE+ the load current , % efficiency with 12V input and 3.3V output voltage at 30A. , LTC and LT are registered trademarks of Linear , voltages may be achieved by changing R4 in the schematic diagram. The switching frequency is selected to , advertisement Low Cost, High Efficiency 30A Low Profile PolyPhase Converter Design Note 211
Linear Technology
Original
DN211 schematic diagram PWM 12V 30a schematic diagram PWM 30a circuit diagram single phase voltage regulator power supply 12v 30a schematic 12v 30a pwm diagram high current mosfet LTC1629- 1-800-4-LINEAR

RSN 3305

Abstract: schematic diagram converter 12v to 24v 30a 30A output capability Highly integrated design, minimal components UVLO Detects Both VCC and VIN , frequency, PWM voltage mode architecture. Protection features include UVLO, thermal shutdown, output short , MAX UNITS CONDITIONS CONTROL LOOP: PWM COMPARATOR, RAMP & LOOP DELAY PATH Ramp Offset 1.7 , 3.9 GH & GL Pull Down Resistance 15 Block Diagram VCC 5 NON SYNC. STARTUP , internally connected to the non-inverting input of the PWM comparator. An optimal filter combination is
Sipex
Original
SP6133 RSN 3305 schematic diagram converter 12v to 24v 30a 10uf Capacitor ESR 2mohm Panasonic dv 700 manual compensator for cuk converter SP232E MIL-STD-883E EIAJ-ED-17

schematic diagram PWM 12V 30a

Abstract: UGATE3 Short-Through Protection PWM3 PHASE3 PVCC3 LGATE3 GND VDD Timing Diagram PWM TRUGATE , RT9605B 10 12V BOOTX VDD 1µF RT9605B PHASEX 2N7002 PWM PWMX LGATEX GND 20 CL 3nF UGATEX CU 3nF 2N7002 , drive six power N-MOSFETs. The part is promoted to pair with Richtek's multiphase buck PWM controller , start-up prior to the multi-phase PWM controller takes control. As a result, the input supply will latch , . Features z z z z z z z z z Drive Six N-MOSFETs for 3-Phase Buck PWM Control Adaptive Shoot-Through
RichTek Technology
Original
VQFN-24L DS9605B-03

RT9605B

Abstract: schematic diagram PWM 12V 30a Timing Diagram PWM TRUGATE 90% UGATE 10% TPDUGATE TFUGATE 90% 10% 90% 90 , PWM controller family for high-density power supply implementation. The output drivers of RT9605B can , condition during initial start-up prior to the multi-phase PWM controller takes control. As a result, the , VQFN-24L 4x4 package. Features Drive Six N-Channel MOSFETs for 3-Phase Buck PWM Control Adaptive , Circuit PHASE2 L1 0.5uH C16 3.3uF R19 2.2 12V VIN Q3 1uH D1 R13 27k 12V R14
RichTek Technology
Original
RT8800 RT9605 1N4148 PHB83N03LT PHB95N03LT datasheet RT8800 DS9605B-01

schematic diagram smps 500w

Abstract: how to test computer smps with digital multimeter Multiple DC Outputs DETAILED SMPS AC/DC REFERENCE DESIGN BLOCK DIAGRAM 12 VDC 30A Isolation Barrier , . 7 1.2 Block Diagram , drawings and schematic diagrams of the SMPS AC/DC Reference Design. · Appendix B. "Test Results" ­ This , System Specifications Block Diagram Multi-Phase Synchronous Buck Converter Listing of I/O Signals for , output voltages (12V, 3.3V and 5V). The continuous output rating of the reference design is 300 Watts
Microchip Technology
Original
DS70320B schematic diagram smps 500w how to test computer smps with digital multimeter BLOCK DIAGRAM OF SMPS SIRIO CURRENT TRANSFORMER dsPIC33FJ16GS504 500w half bridge smps 25 volt DS70320B-

D12S1R845A

Abstract: featuring the LTC3774EUHE. The demo board supplies two rails of 1.5V / 30A and 1.2V / 30A. The power stage , 30A VOUT2 Maximum Output Current, IOUT2 VIN = 7V to 14V, VOUT2 = 1.2V 30A Output Voltage VOUT1 Nominal Switching Frequency 400kHz Efficiency VOUT1 = 1.5V, IOUT1 = 30A, VIN = 12V 91.1% Typical See Figures 2 and 3 VOUT2 = 1.2V, IOUT2 = 30A, VIN = 12V 90.0% Typical , ±2%. VOUT2 should be 1.2V ±2%. 3. Next, apply 30A load to each output and re-measure VOUT. 4. Once the DC
Linear Technology
Original
D12S1R845A DC2002A LTC4449

SI3430

Abstract: 4ld p8b Electronic Load capable of 12V/30A Oscilloscope PC with ADP1043A GUI installed Precision Digital , PRD 1153 Figure 21. Auxiliary Power Schematic T3 Vin+ 1 D15 BAV70WT1 12V_SEC 6 , 38V to 72VDC 12V/25A DC Output from 48V DC Input I2C serial interface to PC Software GUI , board is set up for the ADP1043A to act as an isolated switching power supply, outputting a 12V/25A DC , . 1 Schematic
Analog Devices
Original
SI3430 4ld p8b 100OHM 1/16W 20KOHM 1/10W 14KOHM 680OHM

schematic diagram PWM 30a

Abstract: schematic diagram PWM 12V 30a selection. iP2002PbF Internal Block Diagram VIN PRDY ENABLE PWM VDD MOSFET Driver with dead , 0.2 V 2.0 - - 0.8 V ns mA µA Conditions VIN = 12V, VOUT = 1.3V, IOUT = 30A , Input Voltage (V) 1.00 0.0 VIN = 12V VOUT = 1.3V IOUT = 30A L = 0.30uH TBLK = 125°C -2.0 , = 12V VOUT = 1.3V IOUT = 30A fSW = 1MHz TBLK = 125°C 1.08 1.07 1.05 3.0 2.5 , 0.97 SOA Temp Adjustment (ºC) 1.24 10.0 VIN = 12V IOUT = 30A fSW = 1MHz L = 0.30uH T
International Rectifier
Original
MCH215C104KP RK73H2A2002F 12v 5v converter RK73H2A1002F IRF 850 mosfet dc to dc converter 12v to 5v 30a diagram P2002P P2001P 5M-1994 SPP-010 P2002 EIA-481

schematic diagram PWM 30a

Abstract: RK73H2A1002F Internal Block Diagram VIN PRDY ENABLE PWM VDD MOSFET Driver with dead time control SGND , 0.2 V 2.0 - - 0.8 V ns mA µA Conditions VIN = 12V, VOUT = 1.3V, IOUT = 30A , -1.5 0.95 -1.5 0.95 VIN = 12V IOUT = 30A fSW = 1MHz L = 0.30uH TBLK = 125°C 1.25 , Power Loss (Normalized) -2.5 3.5 VIN = 12V VOUT = 1.3V IOUT = 30A fSW = 1MHz TBLK = 125 , Adjustment (ºC) VIN = 12V VOUT = 1.3V IOUT = 30A L = 0.30uH TBLK = 125°C SOA Temp Adjustment (ºC
International Rectifier
Original
sot23 Marking f7 smd PD 550 L5 TP10 C38 BGA ST C38 BGA RK73H2A2491F P2001 EIA-541

SN146-1R0

Abstract: capacitor 1000uF 16V electrical connection diagram is shown in figure 1 and the corresponding circuit schematic is shown in , mid-layer 2 as shown in figure 3c. www.irf.com RD-606 4 Figure 2: Schematic Diagram for , Chipset Reference Design using IR3637SPBF PWM & Driver IC and IRLR8713PBF & IRLR7843PBF D-Pak MOSFETs , Circuit Schematic .5 , -18A uses International Rectifier's IR3637SPBF single channel PWM controller in an 8-pin SOIC and
International Rectifier
Original
IRLR7843 SN146-1R0 capacitor 1000uF 16V SN146 IRF FET McMaster-Carr 1000uf, 6.3v electrolytic capacitor IRPP3637-18A IOUT10A/ IRPP3637-06A IR3637AS IRF8910 IRPP3637-12A

Light Dependent Resistor LDR

Abstract: FDS642P current up to 3.0A Input voltage range: 2.75V to 5.5V Serial/Logic programmability AnyVoltageTM Technology , Express Bus Figure 1: Typical High Efficiency 5.0V to 0.8V/3.0A Step-Down Regulator R6 4 0.047 ohm , 1 U1 LDR LFB SW SW SFB PWM SGND 88PG849E Vout1 0.8V/3A 22uF/6.3V SVIN 9 PGND , . 3 Figure 1: Typical High Efficiency 5.0V to 0.8V/3.0A Step-Down Regulator , . 13 Figure 2: QFN-16 Pin Diagram (Top View
MARVELL
Original
Light Dependent Resistor LDR FDS642P capacitor cross reference 3303X-3 fds64 88PG8 88PG849 MV-S104789-02
Abstract: Output current up to 3.0A Input voltage range: 2.75V to 5.5V Serial/Logic programmability AnyVoltageâ , 0.8V/3.0A Step-Down Regulator Q1 FDC642P R6 Vout2 1, 2, 5, 6 4 C6 0.047 ohm PG 12 SDI 11 14 15 ILIM PG SDI LDR 88PG849E EN VSET PWM PSET SGND SVIN , . 3 Figure 1: 1 Typical High Efficiency 5.0V to 0.8V/3.0A Step-Down Regulator , . 13 Figure 2: QFN-16 Pin Diagram (Top View MARVELL
Original
Abstract: ) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = 25°C 3.3 W Power Loss (2) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = , Timing Diagram (VDD = PWM = 5V) POWER UP SEQUENCING If the ENABLE signal is used, it is necessary to , begin until after the next PWM pulse. Figure 17. FCCM Rising Timing Diagram Copyright © 2013 , CSD95372A PWM FCCM TAO/FAULT VSW OCP-I CSP1 CSN1 COMP VREF F-IMAX B-TMAX 12V Texas Instruments
Original
CSD95372AQ5M SLPS416A ISO/TS16949
Abstract: ) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = 25°C 3.3 W Power Loss (2) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = , Timing Diagram (VDD = PWM = 5V) POWER UP SEQUENCING If the ENABLE signal is used, it is necessary to , begin until after the next PWM pulse. Figure 17. FCCM Rising Timing Diagram Copyright © 2013 , CSD95372A PWM FCCM TAO/FAULT VSW OCP-I CSP1 CSN1 COMP VREF F-IMAX B-TMAX 12V Texas Instruments
Original
Abstract: PLOSS Power Loss (1) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = 25°C 3.3 W Power Loss (2) VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = , tPDH 10% 90% VSW 10% T0488-01 Figure 15. CSD97372AQ5M ENABLE Timing Diagram (VDD = PWM = 5V , -01 Figure 16. PWM Timing Diagram FCCM The input FCCM pin enables the Power Stage device to operate in , begin until after the next PWM pulse. Figure 17. FCCM Rising Timing Diagram Copyright © 2013 Texas Instruments
Original
SLPS416
Abstract: PWM On Time Operating Temperature (1) (2) VIN = 12V, VDD = 5V, VOUT = 1.8V, fSW = 500kHz, LOUT = , , fSW = 500kHz 23 250 µA mA ENABLE = 0, VDD = 5V 10 µA VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT = 0.22µH , TJ = 25°C VIN = 12V, VDD = 5V, VOUT = 1.2V, IOUT = 30A, fSW = 500kHz, LOUT , ENABLE tPDH 10% 90% VSW 10% T0488-01 Figure 15. CSD95372AQ5M ENABLE Timing Diagram (VDD = PWM = 5V , T0489-01 Figure 16. PWM Timing Diagram FCCM The input FCCM pin enables the Power Stage device to Texas Instruments
Original
Showing first 20 results.