500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
CONTROLSUITE Texas Instruments controlSUITE visit Texas Instruments
LM49100CONTROL-SW Texas Instruments LM49100 Control Software visit Texas Instruments
PRECISIONAMPLITUDECONTROL-INVALID Texas Instruments Precision Amplitude Control for Analog Video visit Texas Instruments
MOTIONFIRE-MOTORCONTROL-REF Texas Instruments Motionfire Motor Control Reference Design (FireDriver Module) visit Texas Instruments
PRECISIONAMPLITUDECONTROL-REF Texas Instruments Precision Amplitude Control for Analog Video visit Texas Instruments
TRC1300D Texas Instruments Marcstar(TM) Remote Control Encoder /Decoders 14-SOIC visit Texas Instruments

remote control transmiter

Catalog Datasheet MFG & Type PDF Document Tags

circuit diagram of rf transmitter and receiver in

Abstract: RF remote control circuit diagram System Overview The system described here receives data from an IR remote control and converts it to an , located in another room where its IR remote control is unusable (see Figure 1). IR Receiver to RF , remote control; TX1 is a LPRS (Low Power Radio Solutions) LQTX433A-S 433.92MHz SAW-based microtransmitter module. An ideal solution is to replace the IR remote control with a lowpower RF (radio , the existing IR remote control system, another solution is to create a RF data link that allows the
Micrel Semiconductor
Original
circuit diagram of rf transmitter and receiver in RF remote control circuit diagram TV IR remote control circuit diagram circuit diagram for simple IR transmitter receiver IC for IR receiver diagram receiver and transmitter for microcontroller TFMS2409 MICRF002

MDIO clause 45

Abstract: 78 los (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] LOOP [0] 0 0 , RW Reserved. 1 POWERDOWN RW Transmiter and Receiver POWERDOWN control. 2 OUI , RC Transmiter and Receiver RESET control. 5 Rx Equalization RW CPRI LOF (Loss of Frame , oscillator, and intelligent clock management circuitry to automatically perform remote radio head , CONTROL PINS 82 81 PE [0] PE [1] I, LVTTL or 1.8V Transmitter de-emphasis configuration. LVCMOS
National Semiconductor
Original
SCAN12100 SCAN25100 MDIO clause 45 78 los remote control transmiter AVDD33 SCAN12100TYA

MDIO clause 45

Abstract: (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] 0 0 1 1 MDC/MDIO 30 31 37 36 , automatically perform remote radio head synchronization and reduce the cost and complexity of external clock , Diagram Rate Select etc. Pin Control Pattern Generator Input FIFO REFCLK (30.72 MHz) MDIO Link , ROUT [0:9] 8b/10b Decoder Serial to Parrallel CDR Equalizer Control RIN r RXCLK CDR , configuration. Pulling both pins low enables MDIO control, default is no de-emphasis. PE1 0 0 1 1 88 89 EQ [0
Texas Instruments
Original
SNLS223C ISO/TS16949
Abstract: line (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] LOOP [0] 0 , , on-chip oscillator, and intelligent clock management circuitry to automatically perform remote radio head , aligned to the proper 10bit word boundary when comma alignment is enabled (CALIGN_EN = 1). CONTROL PINS , configuration. Pulling both pins low enables MDIO control, default is no de-emphasis. 1 Low de-emphasis , equalization configuration. Pulling both pins low enables MDIO control, default is no receive equalization -
OCR Scan
SNLS245D
Abstract: configuration. Pulling both pins low enables MDIO control. Note: During Special line (remote) loop back mode , PLLs, on-chip oscillator, and intelligent clock management circuitry to automatically perform remote , DOUT r Special Line Loop Back Pin Control DIN [0:9] REFCLK (30.72 MHz) Equalizer Control RIN r CDR Pattern Verifier Precision Delay Calibration Measurement JTAG LOS , Pin Name I/O, Type Description CONTROL PINS 82 81 PE [0] PE [1] I, LVTTL or 1.8V Texas Instruments
Original
Abstract: (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] 0 0 1 1 MDC/MDIO 30 31 37 36 , automatically perform remote radio head synchronization and reduce the cost and complexity of external clock , Diagram Rate Select etc. Pin Control Pattern Generator Input FIFO REFCLK (30.72 MHz) MDIO Link , ROUT [0:9] 8b/10b Decoder Serial to Parrallel CDR Equalizer Control RIN r RXCLK CDR , configuration. Pulling both pins low enables MDIO control, default is no de-emphasis. PE1 0 0 1 1 88 89 EQ [0 Texas Instruments
Original
Abstract: configuration. Pulling both pins low enables MDIO control. Note: During Special line (remote) loop back mode , PLLs, on-chip oscillator, and intelligent clock management circuitry to automatically perform remote , DOUT r Special Line Loop Back Pin Control DIN [0:9] REFCLK (30.72 MHz) Equalizer Control RIN r CDR Pattern Verifier Precision Delay Calibration Measurement JTAG LOS , Pin Name I/O, Type Description CONTROL PINS 82 81 PE [0] PE [1] I, LVTTL or 1.8V Texas Instruments
Original

BTS 5010

Abstract: MDIO clause 45 line (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] LOOP [0] 0 , remote radio head synchronization and reduce the cost and complexity of external clock networks. The , CONTROL PINS 82 81 PE [0] PE [1] I, LVTTL or 1.8V Transmitter de-emphasis configuration. LVCMOS Internal Pulling both pins low enables MDIO control, default is no de-emphasis. pull down PE1 PE0 0 , . LVCMOS Internal Pulling both pins low enables MDIO control, default is no receive equalization. pull
National Semiconductor
Original
BTS 5010 SCAN25100TYA TQFP-100 ask transmiter remote transmiter 802.3ae MDIO

HF RFID loop antenna design

Abstract: MDIO clause 45 (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] 0 0 1 1 LOOP [0] 0 1 0 1 , register is necessary to verify the register has been cleared. Transmiter and Receiver POWERDOWN control. OUI. OUI, Device Product and Revision information. Transmiter and Receiver RESET control. CPRI LOF , automatically perform remote radio head synchronization and reduce the cost and complexity of external clock , both pins low enables MDIO control, default is no de-emphasis. pull down PE1 PE0 0 0 1 1 0 1 0 1 No
National Semiconductor
Original
HF RFID loop antenna design MDIO clause 45 specification SNLS223B SCAN251002457
Abstract: (remote) loop back mode, the output de-emphasis control is disabled. LOOP [1] LOOP [0] 0 0 , , on-chip oscillator, and intelligent clock management circuitry to automatically perform remote radio head , Control RIN r CDR Pattern Verifier Precision Delay Calibration Measurement JTAG LOS 2 , Pin Control Pattern Generator REFCLK (30.72 MHz) SYSCLK (30.72 MHz) Submit Documentation , CONTROL PINS 4 Submit Documentation Feedback Copyright © 2006â'"2008, Texas Instruments Texas Instruments
Original

MDIO clause 45

Abstract: SCAN25100 both pins low enables MDIO control. pull down Note: During Special line (remote) loop back mode, the , oscillator, and intelligent clock management circuitry to automatically perform remote radio head , 10bit word boundary when comma alignment is enabled (CALIGN_EN = 1). CONTROL PINS 82 81 PE [0 , low enables MDIO control, default is no de-emphasis. pull down PE1 PE0 0 1 Low de-emphasis , both pins low enables MDIO control, default is no receive equalization. pull down EQ1 EQ0 0 0
National Semiconductor
Original
K28-1 NSC crystal 30.72MHz remote control rx tx MDIO MDC mimo antenna

mimo antenna

Abstract: enables MDIO control. Note: During Special line (remote) loop back mode, the output de-emphasis control is , management circuitry to automatically perform remote radio head synchronization and reduce the cost and , www.ti.com Block Diagram Rate Select etc. Pin Control Pattern Generator Input FIFO REFCLK (30.72 MHz , DOUT r Output FIFO ROUT [0:9] 8b/10b Decoder Serial to Parrallel CDR Equalizer Control , enables MDIO control, default is no de-emphasis. PE1 0 0 1 1 88 89 EQ [0] EQ [1] I, LVTTL or 1.8V LVCMOS
Texas Instruments
Original
SNLS245E

RTL3139

Abstract: RTL8139 ) COM3/COM4 supports RS-232 COM2 supports RS-232/422/485 (Supports RS-485 auto flow control) 1 UDMA 33/66 , 18/24 Bit TTL Analog RGB VGA DDR SDRAM 200-pin SODIMM x 1 AMD Geode LX 800 LVDS Transmiter , 1703200201 Description COM2 cable for RS-422/485 ATX power control cable 1701440351 1700060202 1701100202 , operate with customer applications. Software APIs Control General Purpose Input/Output is a flexible , control. I2C is a bi-directional two wire bus that was developed by Philips for use in their televisions
Advantech
Original
RTL3139 RTL8139 VGA TO LAN ic realtek rtl8139 PCM-9375FZ-J0A1E rtl8139 manual PCM-9375 PC/104 LX800 CS5536 PCM-9375E
Abstract: enables MDIO control. Note: During Special line (remote) loop back mode, the output de-emphasis control is , management circuitry to automatically perform remote radio head synchronization and reduce the cost and , www.ti.com Block Diagram Rate Select etc. Pin Control Pattern Generator Input FIFO REFCLK (30.72 MHz , DOUT r Output FIFO ROUT [0:9] 8b/10b Decoder Serial to Parrallel CDR Equalizer Control , enables MDIO control, default is no de-emphasis. PE1 0 0 1 1 88 89 EQ [0] EQ [1] I, LVTTL or 1.8V LVCMOS Texas Instruments
Original
Abstract: , Internal Pulling both pins low enables MDIO control. pull down Note: During Special line (remote) loop , perform remote radio head synchro­ nization and reduce the costand complexity of external clock , Pin Control Link Status (Lock, LOS, LOF, etc.) Configuration (Loopback, Rate, BIST, etc.) Delay , 10bit word boundary when comma alignment is enabled (CALIGN_EN = 1). CONTROL PINS 82 81 PE [0 , . Pulling both pins low enables MDIO control, default is no de-emphasis. 1 Low de-emphasis 0 -
OCR Scan
LS223B

T7296

Abstract: XRT7295 '¢ Built-in B3ZS/HDB3 Encoder and Decoder â'¢ Remote and Local Loopback Functions â'¢ Single 5V Power Supply , external control pins. In the receive direction, coding errors and bipolar violations are detected and , testing, both local and remote loop-backs are possible with the built-in loop-back circuit. The XRT7296 , . 2 RLOOP I Remote Loop Back. A high on this pin causes RPDATA and RNDATA to transmitted to the line , TNDATA are ignored. If remote loop back (RLOOP) is set high, any TAOS request is ignored. REMOTE
-
OCR Scan
XRT7295 XRT7295E XR-T7296 T7296 XRT7296IP XRT7296IW TR-NWT-000499
Abstract: TNDATA are ignored. If remote loopback (R LO O P) is set high, any TAOS request is ignored. PULSE SHAPER REMOTE LOOP-BACK The pulse shaper circuit uses a combination of filters and slew rate control , independently through external control pins. In the receive direction, coding errors and bipolar viola­ tions , Remote and local loop-back functions Single 5 V power supply APPLICATIONS Interface for SONET, DS , Receive Clock Input. Input sampling clock for RPDATA and RNDATA. 2 RLOOP I Remote Loop-Back. A -
OCR Scan
XR-T7295 XR-T7295E
Abstract: Encoder and Decoder â'¢ Remote and Local Loopback Functions â'¢ Single 5V Power Supply â , independently through external control pins. In the receive direction, coding errors and bipolar violations , trouble-shooting and testing, both local and remote loop-backs are possible with the built-in loop-back circuit , I Remote Loop Back. A high on this pin causes RPDATA and RNDATA to transmitted to the line using , 1s to be transmitted to the line. In this mode, input TPDATA and TNDATA are ignored. If remote loop -
OCR Scan

cmo 1605

Abstract: . (see note 2)*. Input resets entire RT when LOW. Remote Terminal Flag-Input signal used to control the , BU-65142 and BUS-65142 SERIES MIL-STD-1553 DUAL REDUNDANT REMOTE TERMINAL HYBRID DESCRIPTION The BUS-65142 Series is a complete dual redundant MIL-STD1553 Remote Terminal Unit (RTU) packaged in a , bi-polar low power transceivers and one CMOS protocol containing data buffers and timing control logic. It , flags to the host CPU. Inputs are provided for host CPU control of 6 bits of the RTU Status Word. Its
Data Device
Original
cmo 1605 BUS-25679 BU-65142X1 BUS-29854 BUS-65143 BU-65142X2 MIL-STD-883
Abstract: Remote Loop Back. 11 1 /, 0 7 1 + , # =0 =0 11 ,+ ,+- Local Loop Back , /; '=0( 11 - = >, REMOTE LOOP-BACK =0 11 /, / 0 7 3 1 + 1,1 0 75 1 , , without framing or other control bits. Table 2. DSX·3 Interconnection Specification Lower Curve Time , < TRANSMITER MONITOR OUTPUTS ! $ 0 < $ 4 Q $ ) % $ $ 4 D $ & $ Figure 9 , ) "! ! %"& &!! " 4 ) 4 ) & " & 4 & 4 & % ""! &! & & Note: The control dimension is the Exar
Original
TAN-200 XRT7296IW-F SOJ28 XRT7296IP-F PDIP28
Showing first 20 results.