NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: Data Sheet January 15, 2002 ORCA® Series 4 FPGAs Introduction Traditional I/O selections: - LVTTL and LVCMOS (3.3 V, 2.5 V, and 1.8 V) I/Os. - Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. - Individually programmable drive capability: 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA sink/3 mA source. - Two slew rates supported (fast and slew-limited). - Fast-capture input latch and input flip-flop (FF)/latch for reduced input setup time a ... | Original |
174 pages, |
K72 R8 conversion software jedec lattice pl20c PT 9732 PT35c transistor INTEL Core i7 860 K72 v4 PT42C datasheet transistor pt36C transistor pt42c pt36c transistor pt36c datasheet abstract |
|
|||
| Abstract: Data Sheet April, 2002 ORCA® ORT82G5 ORT82G5 1.0-1.25/2.0-2.5/3.125-3.5 Gbits/s 8b/10b SERDES Backplane Interface FPSC Introduction Lattice has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded system-on-chips (SoC) architecture, the ORT82G5 ORT82G5 is made up of backplane transceivers containing eight channels, each operating at up to 3.5 Gbits/s (2.625 Gbits/s data rate), with a fullduplex synchronous interfa ... | Original |
109 pages, |
ORT82G5 TL 2272 R 10gbps serdes TL 2272 30014 Sanyo Denki encoder ORSO82G5 ap13.6 diode 30132 verilog code 16 bit LFSR in PRBS TL 2262 10G BERT TL 2272 DECODER ORT82G5 abstract |
|
|||
| Abstract: LatticeSC/M Family Data Sheet DS1004 DS1004 Version 02.3, January 2010 LatticeSC/M Family Data Sheet Introduction January 2010 Data Sheet DS1004 DS1004 Features 1 to 7.8 Mbits memory True Dual Port/Pseudo Dual Port/Single Port Dedicated FIFO logic for all block RAM 500MHz performance · Additional 240K to 1.8Mbits distributed RAM High Performance FPGA Fabric · 15K to 115K four input Look-up Tables (LUT4s) · 139 to 942 I/Os · 700MHz global clock; 1GHz edge clocks 4 to 32 Hi ... | Original |
243 pages, |
DS1004 PR80C 426 b34 umi u26 SCM15 SC80 SC40 SC25 SC15 SC115 transistor pt42c transistor pt36c PB110C pt36C DS1004 abstract |
|
|||
| Abstract: Data Sheet May, 2006 ORCA® Series 4 FPGAs Traditional I/O selections: - LVTTL (3.3V) and LVCMOS (2.5 V and 1.8 V) I/Os. - Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. - Individually programmable drive capability: 24 mA sink/12 mA source, 12 mA sink/6 mA source, or 6 mA sink/3 mA source. - Two slew rates supported (fast and slew-limited). - Fast-capture input latch and input flip-flop (FF)/latch for reduced input setup time and zero hold time. - ... | Original |
152 pages, |
ap13.6 diode MPC8260 MPC860 mux8x1 OR4E02 OR4E06 PT 9732 transistor pt42c PT35c transistor transistor pt36c datasheet abstract |
|
|||
| Abstract: LatticeSC/M Family Data Sheet DS1004 DS1004 Version 01.8, November 2007 LatticeSC/M Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 DS1004 Features High Performance FPGA Fabric · 15K to 115K four input Look-up Tables (LUT4s) · 132 to 942 I/Os · 700MHz global clock; 1GHz edge clocks 8 to 32 High Speed SERDES and flexiPCSTM (per Device) · Performance ranging from 600Mbps to 3.8Gbps · Excellent Rx jitter tolerance (0.8UI at 3.125Gbps) · Low Tx jitter (0.25UI typ ... | Original |
238 pages, |
PR83a PR91A SC40 SC80 SC25 SC15 SC115 SCM15 transistor pt42c PB138 LFSCM3GA80EP1-6FC1152C pb127d PB110C transistor pt36c pr94a diode DS1004 DS1004 DS1004 abstract |
|
|||
| Abstract: ORCA® ORSO42G5 ORSO42G5 and ORSO82G5 ORSO82G5 0.6 to 2.7 Gbps SONET Backplane Interface FPSCs July 2008 Data Sheet DS1028 DS1028 Introduction Lattice has extended its family of high-speed serial backplane devices with the ORSO42G5 ORSO42G5 and ORSO82G5 ORSO82G5 devices. Built on the Series 4 reconfigurable embedded System-on-a-Chip (SoC) architecture, the ORSO42G5 ORSO42G5 and ORSO82G5 ORSO82G5 are high-speed transceivers with aggregate bandwidths of over 10 Gbps and 20 Gbps respectively. These devices are targeted toward users needing high-sp ... | Original |
153 pages, |
l34c L43C l45c L49C l51c ORT82G5 ORT42G5 ORSO82G5 ORSO42G5 l65c 3080e 3080e equivalent L41C Transistor BC 177 Datasheet 30021 ORSO42G5 abstract |
|
|||
| Abstract: ORCA® ORT42G5 ORT42G5 and ORT82G5 ORT82G5 0.6 to 3.7 Gbps XAUI and FC FPSCs July 2008 Data Sheet DS1027 DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip (SoC) architecture, the ORT42G5 ORT42G5 and ORT82G5 ORT82G5 are made up of SERDES transceivers containing four and eight channels respectively. Each channel operates at up to 3.7 Gbps across 26 inches of FR-4 ... | Original |
119 pages, |
l31c L30C L25C ENCODER l14c L43C l44c L47C ORT82G5 ORT42G5 ORSO82G5 ORSO42G5 L83c IC L44C DATASHEET L71C l65c ORT42G5 abstract |
|
|||
| Abstract: LatticeSC/M Family Data Sheet DS1004 DS1004 Version 02.1, June 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Data Sheet DS1004 DS1004 Features High Performance FPGA Fabric · 15K to 115K four input Look-up Tables (LUT4s) · 139 to 942 I/Os · 700MHz global clock; 1GHz edge clocks 4 to 32 High Speed SERDES and flexiPCSTM (per Device) · Performance ranging from 600Mbps to 3.8Gbps · Excellent Rx jitter tolerance (0.8UI at 3.125Gbps) · Low Tx jitter (0.25UI typical at 3.125G ... | Original |
237 pages, |
W32 MARKING DS1004 PB124A PL84C PR55D pr94a diode SC115 SC15 SC25 transistor pt42c BA5 904 AF P SCM15 SC80 SC40 pr82a DS1004 abstract |
|
|||
| Abstract: ORCA® ORSPI4 Dual SPI4 Interface and High-Speed SERDES FPSC October 2007 Data Sheet Lattice Semiconductor has developed a next-generation FPSC targeted at high-speed data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip (SoC) architecture, the ORSPI4 FPSC contains two SPI4.2 interface blocks, a high-speed Memory Controller, four channels of 0.6-3.7 Gbits/s SERDES with 8b/10b encoding and decoding and over 600K programmable system gates all on a single chip ... | Original |
263 pages, |
L74c transistor pt36c L137c l146c l45c L62C l44c datasheet abstract |
|
|||
| Abstract: ORCA® ORT8850 ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver February 2008 Data Sheet Introduction Field Programmable System-on-a-Chip (FPSCs) bring a whole new dimension to programmable logic: Field Programmable Gate Array (FPGA) logic and an embedded system solution on a single device. Lattice has developed a solution for designers who need the many advantages of FPGA-based design implementation, coupled with highspeed serial backplane data t ... | Original |
105 pages, |
3006A 30080 468 300d1 diode AMBA AHB memory controller OR4E02 OR4E06 ORT8850 ORT8850H ORT8850L STS-192 3004c 30054 3005A STM-1 Physical interface PHY ORT8850 abstract |
|
|||