500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Search Stock

Part Manufacturer Description Last Check Distributor Ordering
PRBS16 Panduit RIGID BOX MOUNTING BRACKET from $4.92 (Sep 2016) Digi-Key Buy
PRBS16 Panduit RIGID BOX MOUNTING BRACKET UP FOR TO THR (Sep 2016) Heilind Electronics Buy
PRBS16 Panduit RIGID BOX MOUNTING BRACKET UP FOR TO THR (Sep 2016) Interstate Connecting Components Buy
PRBS16 Panduit - 45 from $2.74 (Sep 2016) Master Electronics Buy
PRBS16 Panduit Cable Mounting & Accessories Rigid Box Mounting Bracket from $3.87 (Sep 2016) Mouser Electronics Buy
PRBS16 Panduit Rigid Box Mounting Bracket For up To Thr from $3.70 (Sep 2016) Newark element14 Buy
PRBS16 Panduit Connector Accessories Rigid Box Mounting Brackets 45 from $2.74 (Sep 2016) Onlinecomponentscom Buy
PRBS16 Panduit RIGID BOX MOUNTING BRACKET FOR UP TO THR from $2.65 (Sep 2016) Sager Buy
PRBS24 Panduit RIGID BOX MOUNTING BRACKET from $7.2820 (Sep 2016) Digi-Key Buy
PRBS24 Panduit RIGID BOX MOUNTING BRACKET UP FOR TO FOU (Sep 2016) Heilind Electronics Buy
PRBS24 Panduit RIGID BOX MOUNTING BRACKET UP FOR TO FOU (Sep 2016) Interstate Connecting Components Buy
PRBS24 Panduit Cable Mounting & Accessories Rigid Box Mounting Bracket from $5.20 (Sep 2016) Mouser Electronics Buy
PRBS24 Panduit Rigid Box Mounting Bracket for up to Fou from $4.97 (Sep 2016) Newark element14 Buy
PRBS24 Panduit RIGID BOX MOUNTING BRACKET FOR UP TO FOU from $3.57 (Sep 2016) Sager Buy
PRBSA1-16F-BB000 TE Connectivity Switch Rocker ON OFF SPST Quick Connect Curved Rocker 16A 250VAC 372.85VA >100000Cycles 224 from $1.1719 (Sep 2016) Arrow Electronics Buy
PRBSA1-16F-BB000 TE Connectivity Switch Rocker ON OFF SPST Faston Curved Rocker 16A 250VAC 372.85VA >100000Cycle (Alt: 1571091-1) from €0.7271 (Sep 2016) Avnet Buy
PRBSA1-16F-BB000 TE Connectivity Switch Rocker ON OFF SPST Faston Curved Rocker 16A 250VAC 372.85VA >100000Cycles 1,315 from $1.06 (Sep 2016) Chip1Stop Buy
PRBSA1-16F-BB000 TE Connectivity SWITCH ROCKER SPST 16A 125V 1,023 from $1.0308 (Sep 2016) Digi-Key Buy
PRBSA1-16F-BB000 TE Connectivity SWITCH, ROCKER, SPST, 16A, 250V, BLACK 268 from $1.28 (Sep 2016) element14 Asia-Pacific Buy
PRBSA1-16F-BB000 TE Connectivity SWITCH, ROCKER, SPST, 16A, 250V, BLACK 268 from €2.26 (Sep 2016) Farnell element14 Buy

prbs using lfsr

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: circuit that generates or checks a PRBS sequence is based on a linear feedback shift register (LFSR). In , or checks it is indicated by the term LFSR. Table 1: PRBS Generator/Checker Attributes Attribute , corresponding LFSR implementations and how to select a PRBS of non-standard length with optimal spectral , ; the term "LFSR" is the circuit that generates or checks the PRBS sequence. Every time a polynomial of , Application Note: Xilinx FPGAs An Attribute-Programmable PRBS Generator and Checker XAPP884 XAPP884 ... Xilinx
Original
datasheet

8 pages,
301.76 Kb

OIF-CEI-020 verilog code 16 bit LFSR galois field theory lfsr galois verilog code 8 bit LFSR vhdl code 8 bit LFSR prbs generator XC6VLX75T-FF484 XC5VLX30-FF324-1 prbs using lfsr verilog prbs generator XAPP884 XAPP884 prbs pattern generator using vhdl prbs generator using vhdl verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code of prbs pattern generator vhdl code for 16 prbs generator TEXT
datasheet frame
Abstract: bits are the most common solution to this problem. PRBS pattern is produced using a linear-feedback , implementation of multiple stage LFSR to produce PRBS pattern can be interpreted by a polynomial in a math , in the number of taps. PRBS pattern generator designed in XBERT deploys Galois LFSR implementation , the corresponding LFSR. Such LFSR will generate PRBS pattern for the specific polynomial. By , . Among eight PRBS patterns there are four of them using inverted patterns. ITU-T considers the inverted ... Xilinx
Original
datasheet

32 pages,
261.11 Kb

Xilinx Ethernet development PPC405 RocketIO simple 32 bit LFSR using verilog verilog code 16 bit LFSR verilog code 8 bit LFSR verilog HDL program to generate PWM XAPP662 XAPP661 verilog code for 10 gb ethernet prbs using lfsr lfsr fibonacci pattern generator lfsr galois verilog code 16 bit LFSR in PRBS TEXT
datasheet frame
Abstract: pattern is produced using a linear-feedback shift register (LFSR) with appropriate feedback. If the LFSR , ProTM X FPGA. This high-speed serial data is constructed in FPGA fabric using a pseudo-random bit sequence (PRBS) pattern, a clock pattern, or a user-defined pattern. The reference design provides access , interface through the software and an external RS-232 RS-232 serial port. The reference design is built using the , PMA_SPEED modes on the fly. · Supports seven ITU-T standard PRBS patterns (29-1, 211-1, 215-1, 220-1 ... Xilinx
Original
datasheet

37 pages,
321.46 Kb

pattern generator PPC4 PPC405 prbs pattern generator PRBS-23 xilinx uart verilog code verilog code 5 bit LFSR RXRECCLK prbs using lfsr verilog code 8 bit LFSR in scrambler verilog code 16 bit LFSR in PRBS 64b/66b encoder verilog prbs generator XAPP762 PRBS29 XAPP762 verilog code of prbs pattern generator XAPP762 lfsr galois XAPP762 XAPP762 XAPP762 TEXT
datasheet frame
Abstract: bits are the most common solution to this problem. PRBS pattern is produced using a linear-feedback , implementation of multiple stage LFSR to produce PRBS pattern can be interpreted by a polynomial in a math , in the number of taps. PRBS pattern generator designed in XBERT deploys Galois LFSR implementation , the corresponding LFSR. Such LFSR will generate PRBS pattern for the specific polynomial. By , . Among eight PRBS patterns there are four of them using inverted patterns. ITU-T considers the inverted ... Xilinx
Original
datasheet

32 pages,
256.02 Kb

XAPP662 PPC405 8 bit LFSR for test pattern generation prbs using lfsr simple 32 bit LFSR using verilog generating pwm verilog code XAPP661 lfsr fibonacci lfsr galois TEXT
datasheet frame
Abstract: linear feedback shift register (LFSR). The PRBS generator uses a 7-bit polynomial (X7 + X6 +1) with an 8 , LatticeECP2M PRBS SERDES Demo User's Guide June 2010 Technical Note TN1153 TN1153 Introduction , (comes with the board) · ispLEVER® 7.2 software (or later) Note: See Appendix A if you are using , pseudo-random bit stream (PRBS) generator to create a bitstream. The data is fed into the LatticeECP2M's PCS , , then checked for correctness by the PRBS checker. Figure 1 shows the flow of the data and controls ... Lattice Semiconductor
Original
datasheet

10 pages,
719.19 Kb

prbs generator LFE2M50E verilog prbs generator prbs using lfsr verilog code 16 bit LFSR in PRBS verilog code of prbs pattern generator TN1153 TEXT
datasheet frame
Abstract: here is added to a PRBS generator polynomial using modulo-2 arithmetic. This addition is performed , as a Linear Feedback Shift Register (LFSR). When started from an all 1s condition, this PRBS , data over a high-speed serial connection using fiber-optic or copper cables. HOTLink was designed , such non-standard data over a serial connection using the built-in features of HOTLink and simple PLD , using a parallel bus, it is necessary to insure that the transmitted data, on all the parallel signal ... Cypress Semiconductor
Original
datasheet

21 pages,
299.5 Kb

8b/10b scrambler parallel scrambler vhdl code for 4 bit barrel shifter prbs generator using vhdl vhdl code cy7b933 8 bit barrel shifter vhdl code scrambler vhdl code for a 9 bit parity generator prbs using lfsr vhdl code for 16 prbs generator vhdl code for 8 bit common bus vhdl code for 8 bit parity generator 8B/10B vhdl code for 9 bit parity generator 8B/10B vhdl code 8 bit LFSR 8B/10B vhdl code for 8 bit barrel shifter 8B/10B VHDL CODE FOR 16 bit LFSR in PRBS 8B/10B 8B/10B 8B/10B TEXT
datasheet frame
Abstract: Figure 6. The data here is added to a PRBS generator polynomial using modulo-2 arithmetic. This , as a Linear Feedback Shift Register (LFSR). When started from an all 1s condition, this PRBS , over a high-speed serial connection using fiber-optic or copper cables. HOTLink was designed , such non-standard data over a serial connection using the built-in features of HOTLink and simple PLD , using a parallel bus, it is necessary to insure that the transmitted data, on all the parallel signal ... Cypress Semiconductor
Original
datasheet

21 pages,
299.62 Kb

vhdl code cy7b933 vhdl code 16 bit LFSR vhdl code for 16 prbs generator Scrambling code prbs using lfsr vhdl code for 8 bit barrel shifter vhdl code for clock and data recovery vhdl code 10 bit LFSR prbs pattern generator using vhdl VHDL CODE FOR 16 bit LFSR in PRBS vhdl code for nrz 8B/10B vhdl code 8 bit LFSR 8B/10B Using HOTLink 8B/10B vhdl code for 4 bit barrel shifter 8B/10B prbs generator using vhdl 8B/10B vhdl code scrambler 8B/10B 8B/10B 8B/10B TEXT
datasheet frame
Abstract: LFSR to create the PRBS. The order of the sequence is controlled by where the feedback effects the , function encrypts and decrypts data using a PRBS generator. Syntax void EncodeDecode(unsigned char , encryption algorithm using a pseudo-random binary sequence generator. The science of cryptography dates , vector (a(x) using the special rules of Polynomials with coefficients in GF(28) to form the output , to Application Note 821, "Advanced Encryption Standard Using the PIC16XXX PIC16XXX" (DS00821 DS00821), available at ... Microchip Technology
Original
datasheet

34 pages,
144.92 Kb

transistor substitution chart AN821 AN953 EE 2817 f 4558 F7-16 MOV1 16-BYTE PIC16XXX PIC18 PIC18 example C DS00821 fc 4558 prbs using lfsr 97120 4558 dd lfsr galois pic18 an953 TEXT
datasheet frame
Abstract: pattern is produced using a linear-feedback shift register (LFSR) with appropriate feedback. If the LFSR , LFSR using a compilation option. Pattern Generator The pattern generator in the XBERT reference , with an external BER tester using this PRBS 2 7 ­ 1 pattern unless it uses the same polynomial. The , embedded within a single Virtex-4 FPGA. This high-speed serial data is constructed in FPGA fabric using a pseudorandom bit sequence (PRBS) pattern, a clock pattern, or a user-defined pattern. The reference design ... Xilinx
Original
datasheet

43 pages,
663.27 Kb

PRBS11 64b/66b encoder vhdl code 8 bit LFSR GT11 GT11CLK verilog prbs generator ug070 verilog code 8 bit LFSR in scrambler prbs pattern generator prbs using lfsr vhdl code scrambler lfsr galois vhdl code for 16 prbs generator vhdl code 16 bit LFSR verilog code 16 bit LFSR verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code of prbs pattern generator TEXT
datasheet frame
Abstract: bytes req’d to go out of sync on PRBS monitors from 4 to 3. Updated section 14.9. Updated INCIJ0J1 , synci and syncv bit definitions to state that the prbs monitor’s accumulator value must be checked , respect to using LVDS receive links independently. Added section 14.12. Added power consumption to the DC , note to 11.1.1 to explain that monitoring of TBS or MACH48 MACH48 PRBS streams requires transmission in HPT , . Added TCB series termination note in Section 14.3. Removed erroneous statements that “for STS-Nc PRBS ... PMC-Sierra
Original
datasheet

398 pages,
3520.18 Kb

PM5310 PMC-1991257 TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
No abstract text available
/download/58422607-12773ZC/ad8153_hspice_model_30jan09.zip ()
Analog Devices 01/09/2012 25.07 Kb ZIP ad8153_hspice_model_30jan09.zip
No abstract text available
/download/92561394-12775ZC/ad8159_hspice_model_12jan09.zip ()
Analog Devices 01/09/2012 25.31 Kb ZIP ad8159_hspice_model_12jan09.zip
No abstract text available
/download/69939029-12774ZC/ad8158_hspice_model_06jan09.zip ()
Analog Devices 01/09/2012 2024.97 Kb ZIP ad8158_hspice_model_06jan09.zip
RCLI BRDI DOUT BXDI AL0 AL1 A/D7 A/D5 A/D6 A/D4 R/W/WR LFSX LFSR LCLK VCCD2 XTAL2 XTAL1 AS/ALE BRDO the frequency if 4096 kHz. LFSR 24 I Local Frame Synchronization for the Receiver. This clock input LFSR DOUT DIN m P INTERFACE LFSX BXDI BXDO RCLO BRDO BRDI Q=32764KHz 2Mb/s S2/T2 INTERFACE D93TL044F D93TL044F improved transmission ranges: AUTO-ADAPTATIVE THRESHOLD: Using the configuration register CR4 (AVT), a peak the transformer and the circuits inputs, and using the configuration register CR4 (EQV), the circuit
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1573-v2.htm
STMicroelectronics 14/06/1999 75.43 Kb HTM 1573-v2.htm
LFSR LCLK VCCD2 XTAL2 XTAL1 AS/ALE BRDO RCLO BXDO DS/RD LCR VCCD1 HCR D93TL043D D93TL043D PIN CONNECTION (Top microprocessor: an internal automatic mechanism divides by two the frequency if 4096 kHz. LFSR 24 I Local Frame LFSR DOUT DIN m P INTERFACE LFSX BXDI BXDO RCLO BRDO BRDI Q=32764KHz 2Mb/s S2/T2 INTERFACE D93TL044F D93TL044F improved transmission ranges: AUTO-ADAPTATIVE THRESHOLD: Using the configuration register CR4 (AVT), a peak the transformer and the circuits inputs, and using the configuration register CR4 (EQV), the circuit
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1573-v1.htm
STMicroelectronics 20/10/2000 80.94 Kb HTM 1573-v1.htm
RCLI BRDI DOUT BXDI AL0 AL1 A/D7 A/D5 A/D6 A/D4 R/W/WR LFSX LFSR LCLK VCCD2 XTAL2 XTAL1 AS/ALE BRDO the frequency if 4096 kHz. LFSR 24 I Local Frame Synchronization for the Receiver. This clock input LFSR DOUT DIN m P INTERFACE LFSX BXDI BXDO RCLO BRDO BRDI Q=32764KHz 2Mb/s S2/T2 INTERFACE D93TL044F D93TL044F improved transmission ranges: AUTO-ADAPTATIVE THRESHOLD: Using the configuration register CR4 (AVT), a peak the transformer and the circuits inputs, and using the configuration register CR4 (EQV), the circuit
/datasheets/files/stmicroelectronics/stonline/books/ascii/docs/1573.htm
STMicroelectronics 02/04/1999 75.46 Kb HTM 1573.htm
No abstract text available
/download/8809555-996045ZC/xapp762.zip ()
Xilinx 12/11/2004 2970.58 Kb ZIP xapp762.zip
No abstract text available
/download/299812-996019ZC/xapp661.zip ()
Xilinx 27/05/2004 18173.45 Kb ZIP xapp661.zip