Top Results
pin diagram of MOSFET
| Catalog Datasheet | MFG & Type | Document Tags | |
|---|---|---|---|
| Abstract: DESCRIPTION Pin Name Function 1, 9 VIN Drain of MOSFET (0.5 V â'" 13.5 V), Pin 1 must be , of the MOSFET is fully charged. The PG pin is an active-high, open-drain output that requires an , the MOSFET, pin has an internal pull down resistor to GND NCP45522â'L & NCP45523â'L â' Activeâ'low digital input used to turn on the MOSFET, pin has an internal pull up resistor to VCC 3 VCC , NCP45522 â' Activeâ'high, openâ'drain output that indicates when the gate of the MOSFET is fully |
ON Semiconductor Original |
|
NCP4552 506CC NCP45522/D |
| Abstract: , NCP45521 Table 1. PIN DESCRIPTION Pin 1, 9 2 Name VIN EN Function Drain of MOSFET (0.5 V 13.5 V), Pin 1 , to indicate when the gate of the MOSFET is fully charged. The PG pin is an active-high, open-drain , MOSFET, pin has an internal pull down resistor to GND NCP45520-L & NCP45521-L - Active-low digital input used to turn on the MOSFET, pin has an internal pull up resistor to VCC 3 4 5 6 VCC GND BLEED PG Supply , of the MOSFET is fully charged, external pull up resistor 1 kW to an external voltage source |
ON Semiconductor Original |
|
DFN8 2X2 ncp45 NCP45520 NCP45520-H NCP45521-H NCP45520/D |
| Abstract: pin. The minimum output pulse width realized at the output of the MOSFETs is as low as 30ns. This , LM27222 High-Speed 4.5A Synchronous MOSFET Driver September 2004 LM27222 Connection Diagram , spurious turn on of the high-side MOSFET when the driver is off. 3 CB Bootstrap. Accepts a , GND with a 150K resistor to prevent spurious turn-on of the low-side MOSFET when the controller is , turn on of the low-side MOSFET when the driver is off. 8 GND www.national.com Ground. 2 |
National Semiconductor Original |
|
LM2722 LM27222M LM27222MX LM27222SD LM27222SDX M08A CSP-9-111C2 CSP-9-111S2 |
| Abstract: Features The MIC44F18, MIC44F19 and MIC44F20 are highspeed single MOSFET drivers capable of sinking and , load of 10ns, these MOSFET drivers are ideal for driving large gate charge MOSFETs in power supply , MOSFETs. The drivers come in both inverting and non-inverting versions. The block diagram of the , . When disabled, the VOUT pin is pulled high, which turns off the P-channel MOSFET. The MIC44F20 is an , /20 Output Driver Section A block diagram of the low-side driver is shown in Figure 3. Low driver |
Micrel Semiconductor Original |
|
MIC44F19YMME 020111 MIC44F18YML MIC44F18YMME MIC44F18/19/20 M9999-020111 |
| Abstract: diagram of the low-side driver is shown in Figure 3. Low driver impedances allow the external MOSFET to be , MIC44F20 are highspeed single MOSFET drivers capable of sinking and sourcing 6A for driving capacitive loads. With delay times of less than 15ns and rise times into a 1000pF load of 10ns, these MOSFET , and MicroLeadFrame are registered trademarks of Amkor Technologies, Inc. MOSFET Driver with 4V , non-inverting versions. The block diagram of the MIC44Fxx driver is shown in Figure 1. The MIC44F18 is a |
Micrel Semiconductor Original |
|
marking D12 mic44f19yml MIC44F20YML M9999-12282010 |
| Abstract: flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via , powered on (via the EN pin) and a 50 m short circuit is present from load side of the external MOSFET , this pin and the 3.3 V rail. Input of positive feedback on output voltage. Used to determine 240 V*A , , GATE Maximum Fall Time tGF external MOSFET S1 gate capacitance = 5.8 nF. EN pin 800 ns |
Allegro MicroSystems Original |
|
ACS760ELF-20B ACS760ELFTR-20B-T hall effect 4 pin out IPC7351 MO-137 QSOP24 ACS760 |
| Abstract: turn-off of the external MOSFET S1 turn-off. Set by external capacitance, COCD, on the OCDLY pin, such that , OCDLY pin, the ACS760 will not pull down the gate of the external MOSFET until the current flowing , , connected between this terminal and GND. Factory trimmed 100 A current source flows out of this pin , MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external capacitance, CG , signal for MOSFET S1 failure. Connect a 1 k pull-up resistor between this pin and the 3.3 V rail. Input |
Allegro MicroSystems Original |
|
ACS760T SOP63P600X175-24M |
| Abstract: source flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1 , OCDLY pin, the ACS760 will not pull down the gate of the external MOSFET until the current flowing , rail. Active low; output signal for MOSFET S1 failure. Connect a 1 k pull-up resistor between this pin , ns Measured from VGATE = 90% of maximum to VGATE < 1 V, GATE Maximum Fall Time tGF external MOSFET S1 |
Allegro MicroSystems Original |
|
|
| Abstract: flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via , start of external MOSFET S1 turn-off. Set by external capacitance, COPD, on the OPDLY pin, such that , side of the external MOSFET, S1, to ground. ISC , is greater than 100 A, then the OCDLY pin will , this pin and the 3.3 V rail. Input of positive feedback on output voltage. Used to determine 240 V*A |
Allegro MicroSystems Original |
|
|
| Abstract: OCDLY pin, the ACS760 will not pull down the gate of the external MOSFET until the current flowing , , connected between this terminal and GND. Factory trimmed 100 A current source flows out of this pin , MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external capacitance, CG , circuit fault. Active low; output signal for MOSFET S1 failure. Input of positive feedback on output , ns external MOSFET S1 gate capacitance = 5.8 nF. EN pin GATE Maximum Fall Time tGF switched from high |
Allegro MicroSystems Original |
|
240-VA eddy probe driver circuit diagram CS760T |
| Abstract: start of external MOSFET S1 turn-off. Set by external capacitance, COPD, on the OPDLY pin, such that , side of the external MOSFET, S1, to ground. ISC , is greater than 100 A, then the OCDLY pin will , terminal and GND. Factory trimmed 100 μA current source flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external capacitance, CG, connected between |
Allegro MicroSystems Original |
|
|
| Abstract: . Connect to source of external MOSFET near load for best regulation. Also, for 3.3V connect to 3.3V pin , N-channel power MOSFET as the linear pass element, the dropout voltage can be as low as the product of the output current times the RDS(on ) of the Power MOSFET. Operating from 3V to 36V, the MIC5156/7/8 use a voltage greater than V0UT for controlling the gate to source voltage of the external N-channel MOSFET , the external MOSFET. 5 < O o Pin Description MIC5156 (8-pin) Pin Function Supply |
- OCR Scan |
|
MIC5157BN MIC5157 MIC5158 MIC5156-3 MIC5156-5 MIC5157/8 |
| Abstract: source flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1 , OCDLY pin, the ACS760 will not pull down the gate of the external MOSFET until the current flowing , rail. Active low; output signal for MOSFET S1 failure. Connect a 1 k pull-up resistor between this pin , of IPF 15 15 % Measured from FAULT signal to VGATE < 1 V, OCDLY pin 8 12 s tIPFLmax open, load |
Allegro MicroSystems Original |
|
|
| Abstract: trimmed 100 A current source flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external capacitance, CG, connected between this pin and GND. This capacitor , between this pin and the 3.3 V rail. Active low; output signal for MOSFET S1 failure. Connect a 1 k pull-up resistor between this pin and the 3.3 V rail. Input of positive feedback on output voltage. Used |
Allegro MicroSystems Original |
|
|
| Abstract: highside power NChannel MOSFET. Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the , . Connect to gate of the lowside power NChannel MOSFET. Leave this pin floating. Leave this pin floating , using +5VSB Notebook Computer and Graphics VR solutions BASIC APPLICATION PIN DIAGRAM , 7 6 NC NC LO_GATE SWITCH HI_GATE Figure 3: CHL8505 Pin Diagram Enlarged 2 , .05 HighEfficiency 5V MOSFET Gate Driver CHL8505 PIN DESCRIPTIONS PIN# 1 2 3 4 5 6 7 8 9 10 PAD |
International Rectifier Original |
|
diode V105 CHL8325A mosfet gate driver CHL8325 ir3598 mosfet switch circuit diagram IR3598 |
| Abstract: start of external MOSFET S1 turn-off. Set by external capacitance, COPD, on the OPDLY pin, such that , OCDLY pin, the ACS760 will not pull down the gate of the external MOSFET until the current flowing , terminal and GND. Factory trimmed 100 A current source flows out of this pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external capacitance, CG, connected between |
Allegro MicroSystems Original |
|
TSC 900 A |
| Abstract: of the external MOSFET, S1, to ground. ISC , is greater than 100 A, then the OCDLY pin will reach , pin. Terminal for CG capacitor. May be used to adjust the turn-on time and soft start control of an external MOSFET, S1. Voltage on this pin limits inrush current through MOSFET S1. Set via external , not trip for S1 short circuit fault. Active low; output signal for MOSFET S1 failure. Input of , of IPF Measured from FAULT signal to VGATE < 1 V, OCDLY pin tIPFLmax open, load step from 17 A to |
Allegro MicroSystems Original |
|
ACS760ELF-20BTR-T |
| Abstract: . Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the lower MOSFET. This pin provides , APPLICATION PIN DIAGRAM Figure 1: CHL8515 Basic Application Circuit Figure 2: CHL8515 Package Top , MOSFET Driver CHL8515 FUNCTIONAL BLOCK DIAGRAM Figure 4: CHL8515 Simplified Functional , MOSFET Driver CHL8515 TYPICAL APPLICATION DIAGRAM Figure 5: 4+1 CPU VR solution using , | FINAL | V1.05 HighEfficiency Variable Gate MOSFET Driver CHL8515 PIN DESCRIPTIONS |
International Rectifier Original |
|
CHL8112A CHL8510 |
| Abstract: . Connect this pin to the SOURCE of the upper MOSFET and the DRAIN of the lower MOSFET. This pin provides , Graphics VR solutions BASIC APPLICATION PIN DIAGRAM Figure 1: CHL8550 Basic Application , : CHL8550 Pin Diagram Enlarged 2 December 6, 2011 | FINAL | V1.05 HighEfficiency Variable Gate MOSFET Driver CHL8550 FUNCTIONAL BLOCK DIAGRAM Figure 4: CHL8550 Simplified , Gate MOSFET Driver CHL8550 TYPICAL APPLICATION DIAGRAM Figure 5: 4+1 CPU VR solution |
International Rectifier Original |
|
V105 MARKING CODE MOSFET Drivers 40V noise diode v105 3nF CAPACITOR variable capacitor 3nF |
| Abstract: ), SP6018 would reduce the output (Pin 6) to 1us minimum ON time for the protection of SR MOSFET as shown , intelligent Synchronous Rectifier Control IC, it controls the ON and OFF sequence of a SR MOSFET (Low Ron) to , SR Mosfet gate (Vgs). When the Vds of SR MOSFET is high, its Vgs is kept low, and when the Vds is , circuit that senses the dV/dT of the SR MOSFET Vds, which allows it to operate in the Discontinuous Mode , Configuration Pin Symbol Description 1 Timing Output (Vgs) Enable Adjustment (for SR MOSFET |
SYNC Power Original |
|
AN007 12v to 24v LLC converter resonant 78L12 Cross Reference power MOSFET 24v 6A mosfet LLC resonant converter application note 1N4148 AN007-EN |
Showing first 20 results. Show More |