NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: , saving design time and reducing board space. This white paper describes how to use the Quartus , data from an off-chip source and outputs serialized LVDS or parallel CMOS data to an off-chip , accommodate both a single transmitter and a single receiver. Both modules can receive parallel CMOS or serial , to Verilog HDL) and VHDL Component Declaration for both the LVDS transmitter and receiver. AHDL , instantiate the LVDS modules and connect them to input and output pins. VHDL HDL The LVDS transmitter is a ... | Original |
30 pages, |
vhdl code for lvds driver receiver LVDS_rx receiver altLVDS EP20K400E EP20K300E EP20K200E Deserialization Altera ALTLVDS mapping datasheet abstract |
|
|||
| Abstract: the FPGA through the communications interface. The system needs a parallel/serial interface to the , RS-232 RS-232 serial cable. Our speech-to-text system directly acquires and converts speech to text. It can , serial, parallel, and Ethernet. The Altera development board, user-friendly Quartus® II software, SOPC , beginner to feel at ease 84 SOPC-Based Speech-to-Text Conversion with developing an SOPC design. , serial, parallel, Ethernet, and USB), and the easy programming interface provided by the Nios II ... | Original |
26 pages, |
VHDL audio processing codec DE2 uart verilog MODEL vhdl code for uart EP2C35F672C6 simple vhdl de2 audio codec interface altera de2 board audio CODEC Speech Recognition filter noise matlab speech to text recognition vhdl vector quantization hmm circuit diagram of speech to text VHDL audio codec ON DE2 vhdl code for voice recognition datasheet abstract |
|
|||
| Abstract: above 10,000 gates, designers turned to high-level hardware description languages (HDLs)-such as VHDL , Catalog Contents This catalog provides an introduction to the Altera Megafunction Partners Program, a , compliance to standards. When available, fitting and performance statistics are also provided. Megafunctions , : ampp-manager@altera.com Altera Corporation iii About this Catalog How to Contact Altera For additional information about Altera products, consult the sources shown in the table below. For information on how to ... | Original |
99 pages, |
vhdl code 32 bit processor 68000 SIS 661 sdram verilog USART 8251 interfacing 8 bit fir filter vhdl code 4 tap fir filter based on mac vhdl code 8254 vhdl VHDL CODE FOR HDLC controller vhdl code for dFT 32 point vhdl code for voice recognition verilog code for iir filter 8251 intel microcontroller architecture datasheet abstract |
|
|||
| Abstract: technology I/O buffers in a Verilog HDL or VHDL file to perform simulation and synthesis. The I/O file will , the Quartus II Software white paper. 5 Preliminary ASIC to FPGA Design Methodology & , , such that several chains can be tested in parallel on a tester. Due to a high number of scan chains , Development ASIC to FPGA Design Methodology & Guidelines Figure 25. Typical Synthesis Design Flow VHDL , ASIC to FPGA Design Methodology & Guidelines July 2003, ver. 1.0 Application Note 311 ... | Original |
58 pages, |
EP1S10B672C6 EP1S40F1508C5 EPC1441 EPC16 uart vhdl fpga APEX20KE ep1s20b672c6 datasheet abstract |
|
|||
| Abstract: White Paper Accelerating WiMAX System Design with FPGAs Abstract WiMAX, or the IEEE 802.16 , component suppliers to promote the adoption of IEEE 802.16 compliant equipment by operators of broadband , significant market potential. This paper first provides an overview of the existing and developing 802.16 , , including performance/cost/flexibility trade-offs in the choice of silicon, are clearly outlined. The paper , Introduction The explosive growth of the Internet over the last decade has lead to an increasing demand for ... | Original |
15 pages, |
NLMS Algorithm using matlab soft 16 QAM modulation matlab code simulink mimo LMS matlab code for mimo ofdm stc baseband processor simulink LMS adaptive filter model for FPGA vhdl code for ofdm transmitter simulink model adaptive beamforming vhdl code for ARQ vhdl code for ldpc lms algorithm using vhdl code datasheet abstract |
|
|||
| Abstract: the FPGA to Xilinx, and waited two weeks to receive the design conversion report, which looked clean. , to all A/D-D/A converters. It's also the serial interface to the digitizer CCA, transferring data , , and gate-level VHDL and Verilog descriptions exported from synthesis, prior to place and route. , LogiBlox and UNISIM instantiations. Alliance synthesis vendors are planning to write structural VHDL and , , allowing you to select between different models for the same component. Therefore only one VHDL library ... | Original |
32 pages, |
MATROX ELECTRONIC FND COMMON CATHODE DISPLAY UNITED MICROELECTRONICS CORPORATION fnd display 0.35 micron amps MODEL PARAMETERS SPICE XC9500 different vendors of cpld and fpga MATROX Mil matrox millenium chip datasheet PGA 370 picture xilinx xc9536 digital clock ratheon 487 datasheet abstract |
|
|||
| Abstract: T1 to E1 frequency conversion (i.e., 256/193), and E1 to T1 frequency conversion (i.e., 193/256). , 2.2-uF, 0.1-uF and 0.01-uF parallel combination of ceramic capacitors located as close as possible to , , which use phase-locked loops (PLLs) to increase performance and provide clock-frequency synthesis. The , setup times while maintaining zero hold times. The ClockBoost feature allows designers to run the , simplifies board design because the clock tree on the board does not have to distribute a high-speed ... | Original |
56 pages, |
EP20K400E EP20K400 EP20K300E EP20K200E EP20K200 EP20K160E EP20K100E EP20K100 datasheet abstract |
|
|||
| Abstract: T1 to E1 frequency conversion (i.e., 256/193), and E1 to T1 frequency conversion (i.e., 193/256). , , which use phase-locked loops (PLLs) to increase performance and provide clock-frequency synthesis. The , setup times while maintaining zero hold times. The ClockBoost feature allows designers to run the , simplifies board design because the clock tree on the board does not have to distribute a high-speed signal. Through the use of time-domain multiplexing, the ClockBoost feature allows the designer to ... | Original |
56 pages, |
vhdl code for phase shift EP20K100 EP20K100E EP20K160E EP20K200 EP20K200E EP20K300E EP20K400 EP20K400E vhdl code for All Digital PLL system design using pll vhdl code CONVERT E1 USES vhdl datasheet abstract |
|
|||
| Abstract: address this, processor companies have started to introduce parallel processing. While modern VLSI , agrees that the only viable way forward is to put more cores working in parallel on the chip. While , generation of easy to use, high-performance DSPs 4 Making Parallelism Work A key issue for parallel , to drive across town to the plumbing store. With parallel processors, a single cache miss may mean , the DSP threads that make kernel function calls to the Data Parallel Unit (DPU). For users that use ... | Original |
11 pages, |
wavelet transform verilog G220 H.264 integer transform JPEG2000 1920x1080p60 video motion jpeg spi SP16 scalable video coding motion vector cost function bitrate dct verilog code jpeg encoder vhdl code h.264 deblocking verilog code ptz decoder datasheet abstract |
|
|||
| Abstract: White Paper Stream Processing: Enabling the new generation of easy to use, high-performance DSPs , issue for parallel processing is how to manage processing bandwidth. Analogy: Imagine doing a plumbing , Subsystem where the DSP MIPS runs the main threads that make kernel function calls to the Data Parallel , a new class of DSPs that makes parallel processing practical." - Will Strauss, Forward Concepts , technology and other technologies described in this document may be subject to issued patents and pending ... | Original |
11 pages, |
ieee paper on alu in vhdl verilog code for crossbar switch SP16 scalable video coding JPEG2000 G220 h264 encoder H.264 encoder ethernet h.264 deblocking verilog code vliw gops 8x8 DCT verilog code h.264 datasheet abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| B XAPP028 XAPP028 XAPP028 XAPP028 XC3000 XC3000 XC3000 XC3000 XC4000 XC4000 XC4000 XC4000 XC5000 XC5000 XC5000 XC5000 VIEW logic OrCAD Serial Code Conversion for XC3000 XC3000 XC3000 XC3000 CLBs are used to emulate IEEE 1149.1 Boundary Scan. The LCA device is configured . XAPP010 XAPP010 XAPP010 XAPP010 Bus-Structured Serial Input/Output Device Simple shift registers are used to Code Conversion Between BCD and Binary Binary-to-BCD and BCD-to-binary conversions are performed between serial binary values and parallel BCD values. XAPP030 XAPP030 XAPP030 XAPP030 Megabit FIFO in Two www.datasheetarchive.com/files/xilinx/weblinx/apps/xapp.htm |
Xilinx | 11/04/1997 | 40.83 Kb | HTM | xapp.htm |
| Serial Code Conversion Between BCD and Binary Binary-to-BCD and BCD-to-binary conversions are performed between serial binary values and parallel BCD values. XAPP030 XAPP030 XAPP030 XAPP030 Megabit FIFO in Two Chips Using Serial Vector Format Files to Program XC9500 XC9500 XC9500 XC9500 Devices In-System on Automatic Test Equipment and 3000 CLBs are used to emulate IEEE 1149.1 Boundary Scan. The FPGA device is configured to test the -Structured Serial Input/Output Device Simple shift registers are used to illustrate how 3-state busses may be www.datasheetarchive.com/files/xilinx/docs/wcd00001/wcd00194.htm |
Xilinx | 17/07/1998 | 64.88 Kb | HTM | wcd00194.htm |
| integrating amplifier. XAPP029 XAPP029 XAPP029 XAPP029 Serial Code Conversion Between BCD and Binary Binary-to-BCD and BCD-to-binary conversions are performed between serial binary values and parallel BCD values. XAPP030 XAPP030 XAPP030 XAPP030 Megabit FIFO OrCAD Serial Code Conversion between BCD and Binary 20 KB XAPP029 XAPP029 XAPP029 XAPP029 XC3000 XC3000 XC3000 XC3000 Using Serial Vector Format Files to Program XC9500 XC9500 XC9500 XC9500 Devices In-System on Automatic Test Equipment and 3000 CLBs are used to emulate IEEE 1149.1 Boundary Scan. The FPGA device is configured to test the www.datasheetarchive.com/files/xilinx/docs/wcd00002/wcd00206-v1.htm |
Xilinx | 16/02/1999 | 79.91 Kb | HTM | wcd00206-v1.htm |
| Binary-to-BCD and BCD-to-binary conversions are performed between serial binary values FPGAs VIEW logic OrCAD Serial Code Conversion between ABEL VHDL Supply Voltage Migration, 5 V to 3.3 V 30 KB CoolRunner Altera (AHDL) to PHDL Design Conversion Guidelines CLBs are used to emulate IEEE 1149.1 Boundary Scan. The FPGA device is configured to www.datasheetarchive.com/files/xilinx/docs/rp00003/rp00319.htm |
Xilinx | 19/03/2000 | 192.75 Kb | HTM | rp00319.htm |
| new Synopsys® HDL design entry tool that can be used to create VHDL and Verilog® designs. Refer to the formats (Designs created prior to Foundation Series 1.4 are backed up before conversion.) EDIF Netlist • maintains net names that correspond closely to the signals defined in the VHDL source For specific information about how to create VHDL designs and use the XVHDL compiler, refer to the "Top-level VHDL Designs e) XC9500 XC9500 XC9500 XC9500 • VHDL and Verilog support a) improved Verilog black box support To instantiate a module www.datasheetarchive.com/download/14200312-986630ZC/wcd02623.zip (fnd14qsg.pdf) |
Xilinx | 13/07/1998 | 1871.78 Kb | ZIP | wcd02623.zip |
| processor's serial ports, and a 4 pin header for the phone line to connect to an RJ-14 RJ-14 RJ-14 RJ-14 connector on the back effectively help me traget my existing VHDL/Verilog design code to the Scenix? Thanks programming specifications in regards to serial programming the SX18/28 SX18/28 SX18/28 SX18/28. I have downloaded the email address so support questions? I would like to develop a serial programer for the SX chips but i more that 5 volts on the output. I talked to the guys at Parallax was told to put a 1K resistor in www.datasheetarchive.com/files/scenix/htdocs/logs2/box_log |
|||||