500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
PMP2740 Texas Instruments multiple bucks w/ TPS54331 visit Texas Instruments
ISL6506BIBZ-T Intersil Corporation Multiple Linear Power Controller with ACPI Control Interface; SOIC8; Temp Range: -40° to 85°C visit Intersil Buy
ISL6506BIBZ Intersil Corporation Multiple Linear Power Controller with ACPI Control Interface; SOIC8; Temp Range: -40° to 85°C visit Intersil Buy
HIP6503CBZ-T Intersil Corporation Multiple Linear Power Controller with ACPI Control Interface; SOIC20; Temp Range: 0° to 70° visit Intersil Buy
ISL6504CBZ-T Intersil Corporation Multiple Linear Power Controller with ACPI Control Interface; SOIC16; Temp Range: 0° to 70° visit Intersil Buy
ISL6506BCBZA Intersil Corporation Multiple Linear Power Controller with ACPI Control Interface; SOIC8; Temp Range: 0° to 70° visit Intersil Buy

multiple pcb layout

Catalog Datasheet MFG & Type PDF Document Tags

coiltronics ctx02-13664

Abstract: CTX02-13664 draws less than involving multiple PCB layout iterations. The LT3439 gives the user the ability to , performance is less sensitive to circuit layout. Also, the noise performance of the final system can be , careful layout is required to control the effects of EMI, but this can be an expensive and time , shielding and filtering requirements and save the cost and time incurred by multiple iterative layouts
Linear Technology
Original
LT1964-BYP LT1761BYP coiltronics ctx02-13664 CTX02-13664 LTC3439 center tapped transformer

MMD0840

Abstract: fs r6a CIRCUIT DIAGRAM ground plane on the top layer of the PCB and multiple ground vias around the IC's ground pins. The , Precision Regulation and High Efficiency for Multiple Output Isolated Power Supplies , permits low loss OR-ing of multiple power sources for extended battery life and low self-heating. The , supply protection. Multiple LTC4412s can be ganged together to provide load sharing between multiple batteries, or to allow multiple batteries to be charged from a single battery charger. The precisely
Linear Technology
Original
MMD0840 fs r6a CIRCUIT DIAGRAM IN5711 vishay mmd series mosfets MMD-0840 LIMITING INRUSH CURRENT mosfet 400MH D-85737 D-59387 D-70567 S-191

g vertical thru hole jack PCB Connector

Abstract: PS2 series suitable for the most demanding applications. Available with mounting holes suitable for PCB and flex , Alloy Encapsulant: Epoxy Standard Socket PCB Tail Termination: Soldered per J-STD-006 (Non-RoHS) RoHS Pin PCB Tail Termination: Hard gold plate per ASTM B488 RoHS Socket PCB Tail Termination: Hard , )-.070 [1.7 .025 [.64] (typ) .193 [4.90; connector face^ suggested pad layout 0 , , MULTIPLE GUIDE POSTS LE, LES LATCH, MULTIPLE LATCHES (END MOUNTED) LT, LTS LATCH, MULTIPLE LATCHES
-
OCR Scan
g vertical thru hole jack PCB Connector PS2 series Omnetics yyww MIL-M-24519 MB48 SSB-24-AA-LT PSM-46-WD-XX PSM-33-WD-XX PSM-11-WD-18 PSM-11-WC-18

ic 4049

Abstract: IC 4049 DATASHEET Maxim > App Notes > PROTOTYPING AND PC BOARD LAYOUT Keywords: MAX8660, PCB, printed circuit board, layout May 21, 2007 APPLICATION NOTE 4049 MAX8660/MAX8661 PCB Layout Guide Abstract: The , ) layout to optimize performance. Whereas the evaluation kit PCB layout provides optimal performance and , procedure for achieving a reliable PCB layout with the MAX8660/MAX8661. Introduction The MAX8660 , portable media players. Good printed circuit board (PCB) layout is necessary to achieve optimal MAX8660
Maxim Integrated Products
Original
AN4049 APP4049 ic 4049 IC 4049 DATASHEET ic 4049 pinout RADIATING AREA INDUCTORS 4049 comparator applications of 4049 integrated circuit MAX8660- MAX8660EVKIT

Si5351

Abstract: programming si5351 in Figure 1, there are multiple industry-standard PCB layout techniques to create a transmission , to ease PCB development with centralized clocking. 2. Topologies Several layout strategies can , multiple crystals. Since multiple potential points of failure in the design are replaced with a simple PCB , the various receivers. Second, the clock signal can be tapped from a single PCB trace to multiple , AN554 Si5350/51 PCB L AYOUT G UIDE 1. Introduction The Si5350/51 Any-Frequency Octal CMOS Clock
Silicon Laboratories
Original
Si5351 programming si5351 QFN PCB Layout guide Si5350

R42 SOT223

Abstract: 10UF plane. AN-CS006a_W682388 PCB Layout.doc Page 1 of 8 W682388 Layout Guideline Rev 1.3 Idle , WVIAS GNDVBAT Figure 2. DC-to-DC switch cell layout AN-CS006a_W682388 PCB Layout.doc Page 3 of 8 , ) AN-CS006a_W682388 PCB Layout.doc Page 4 of 8 W682388 Layout Guideline Rev 1.3 Figure 3c. Power Plane , ) AN-CS006a_W682388 PCB Layout.doc Figure 6. EPad Bottom Layer (Solder Side) Page 6 of 8 W682388 Layout , W682388 Layout Guideline Rev 1.3 - AN-CS006a W682388 Pro-XTM CODEC Layout Guideline 1
Winbond Electronics
Original
R42 SOT223 10UF 150UH 2N2222 ZX5T955G AN-CS006a AN-CS006

thermal camera flir a20

Abstract: double sided pcb, thermal via 4 layer PCB with a layout having components on one side B) SP7662 on a 4 layer PCB with a layout having components on two sides C) SP7655 on a 4 layer PCB with a layout having components on two sides , Multiple Vias. This 4 layer board is the SP7662 standard evaluation board. This PCB has a total of 28 , layout places components on the top and bottom side. PCB C: Double Sided ­ Maximum Vias. This 4 layer , heat sinking capability of the PCB. The layout places components on the top and bottom side. Jan15
Sipex
Original
thermal camera flir a20 double sided pcb, thermal via thermal analysis on pcb double sided pcb FR4 400LFM double sided pcb ANP25

TDK-ACB2012M-150-T

Abstract: ferrite bead tdk Integrated Circuit Systems, Inc. ICS1531 Document Type: Layout Guide Product Stage: Product Preview Manufacturing and Layout Considerations 1531 Table 1. General Guidelines for , printed circuit board (PCB) with at least the following four planes: ­ One power plane. ­ One ground , top layer of the PCB, use a ground plane in all areas not used by traces. · Connect the appropriate VDDx and VSSx pins to the appropriate plane. If practical, use multiple surface-etched vias. (For
Integrated Circuit Systems
Original
TDK-ACB2012M-150-T ferrite bead tdk LI0805F110R 3 pin Ferrite Filter 1531LG1

QPI-7

Abstract: -5's 14 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , °C PCB to QPI Interface Free air Internal @ Pdmax and 15°C/W PCB layout (see Figs. 9 & 10) 1 -40 -40 Min , °C °C kV Note 1 - Refer to Figures 9 & 10 for PCB layout guidelines to achieve this thermal , -5 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in Figures 9 & 10 should be used as a design guide to ensure successful application of
Picor
Original
QPI-7 CISPR22

A1137

Abstract: QPI-3LZ (10 ­ 40 Vdc). The QPI-3's 7 A rating supports multiple DC-DC converter loads up to a PCB , resistance Package +/-707 Storage temperature PCB layout -40 (2) Package Re-flow , Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when reflowed onto the PCB , only one RY is required in this configuration. Application of the QPI-3 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original
A1137 QPI-3LZ EN55022

A1137

Abstract: CISPR22 (10 ­ 40 Vdc). The QPI-3's 7 A rating supports multiple DC-DC converter loads up to a PCB , resistance Package +/-707 Storage temperature PCB layout -40 (2) Package Re-flow , Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when reflowed onto the PCB , only one RY is required in this configuration. Application of the QPI-3 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original
QPI-3LZ-01

a1137

Abstract: CISPR22 (36 ­ 76 Vdc). The QPI-6's 14 A rating supports multiple DC-DC converter loads up to a PCB , Storage temperature PCB layout Package Re-flow temperature 20 second exposure @ 245 °C All Pins ESD HBM +/-2 kV -40 Note 1: Refer to Figures 9 & 10 for PCB layout , the QPI-6 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in Figures 9 & 10 should be used as a design guide to ensure
Picor
Original
QPI-6LZ-01

EN53x0D

Abstract: AN102 2.0 ­ July 2006 PCB LAYOUT APP NOTE filter capacitors should connect between the +Output and the , Enpirion device. 2 www.enpirion.com Rev 2.0 ­ July 2006 PCB LAYOUT APP NOTE Analog vs , points should be measured relative to the AGND test points. 3 www.enpirion.com PCB LAYOUT APP , www.enpirion.com Rev 2.0 ­ July 2006 PCB LAYOUT APP NOTE shown in the next section, an array of vias , . 5 www.enpirion.com PCB LAYOUT APP NOTE Rev 2.0 ­ July 2006 Minimum Footprint Layout
Enpirion
Original
AN102 EN5330D EN53x0D EN5310 EN5310D EN5360D

A1137

Abstract: CISPR22 (36 ­ 76 Vdc). The QPI-4's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature , PCB layout -40 (2) Package Re-flow temperature 20 second exposure @ 212 °C All Pins ESD HBM +/-2 kV Note 1: Refer to Figures 9 & 10 for PCB layout guidelines to , only one RY is required in this configuration. Application of the QPI-4 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original

A1137

Abstract: -6's 14 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , Pdmax and 15°C/W PCB layout (see Figs. 9 & 10) 1 Min -80 -100 Max 80 100 +/-1500 20 4.0 Units , Refer to Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when re-flowed onto , Class B Quasi-peak detection limit. Layout and Circuit Application of the QPI-6 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original
Abstract: -3's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , Internal @ Pdmax and 15°C/W PCB layout (1) Min -40 -100 Max 40 100 +/-1500 10 2.0 Units Vdc Vdc , Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when reflowed onto the PCB , Page 3 of 8 Layout and Circuit Application of the QPI-3 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in Figures 9 & 10 should Picor
Original

RY101

Abstract: -4's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , Internal @ Pdmax and 15°C/W PCB layout (1) Min -80 -100 Max 80 100 +/-1500 10 2.0 Units Vdc Vdc , Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when re-flowed onto the PCB , Page 3 of 8 Layout and Circuit Application of the QPI-4 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in Figures 9 & 10 should
Picor
Original
RY101

A1137

Abstract: CISPR22 (36 ­ 76 Vdc). The QPI-4's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature , PCB layout -40 (2) Package Re-flow temperature 20 second exposure @ 212 °C All Pins ESD HBM +/-2 kV Note 1: Refer to Figures 9 & 10 for PCB layout guidelines to , only one RY is required in this configuration. Application of the QPI-4 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original
QPI-4LZ-01

01000 ycap* vicor

Abstract: -4's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , Pdmax and 15°C/W PCB layout (see Figs. 9 & 10) 1 Min -80 -100 Max 80 100 +/-1500 10 2.0 Units , Refer to Figures 9 & 10 for PCB layout guidelines to achieve this thermal resistance when re-flowed onto , Class B Quasi-peak detection limit. Layout and Circuit Application of the QPI-4 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in
Picor
Original
01000 ycap* vicor
Abstract: -3's 7 A rating supports multiple DC-DC converter loads up to a PCB temperature of 60°C. At a 100°C PCB , Interface Free air Internal @ Pdmax and 15°C/W PCB layout (see Figs. 9 & 10) 1 Min -40 -100 Max 40 , 125 212 +/-2 Note 1 - Refer to Figures 9 & 10 for PCB layout guidelines to achieve this thermal , -3 requires PCB layout practices similar to those used with passive EMI filters. The circuit in Figure 6 and the PCB layout in Figures 9 & 10 should be used as a design guide to ensure successful application of Picor
Original
Showing first 20 results.