500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
854198-1 TE's AMP MOV ASSEMBLY visit Digikey Buy
VDRS14T140BSC Vishay BCcomponents Varistors - MOV 140V 17mm Radial visit Digikey Buy
VDRS14T550BSC Vishay BCcomponents Varistors - MOV 550V 17mm visit Digikey Buy
VDRS14T385BSC Vishay BCcomponents Varistors - MOV 380V 17mm visit Digikey Buy
VDRS14T460BSC Vishay BCcomponents Varistors - MOV 460V 17mm visit Digikey Buy
VDRS14T050BSC Vishay BCcomponents Varistors - MOV 50V 17mm visit Digikey Buy

mov rdn

Catalog Datasheet MFG & Type PDF Document Tags

TNT4882AQ

Abstract: TNT4882 RESETN RESET WRN WRN RDN RDN Vcc ABUSN BBUSN PAGED Figure 1. P87C52 and TNT4882 , Vcc and BBUSN to ground to use the lower byte lane for data accesses. TNT4882 RDN, WRN Signals , buses when RDN asserts during read accesses. The processor generates RDN and WRN signals as needed during external data memory accesses. TNT4882 RDN and WRN connect directly to the CPU RDN and WRN , . *; ;*; ORG $007D MAIN: MOV SP,#$80 ;Initialize stack pointer ACALL CFG_uP ;Configure microprocessor
National Instruments
Original
TNT4882-AQ TNT4882AQ pal 013b DS1204U ESP-488TL PAL 011a 8051-F

16550 uart timing diagram

Abstract: 0/National Semiconductor PC16550D UART bi-directional External Data Bus RDN Output Read Strobe WR0N Output Write Strobe , used with 16 bit devices. The RDN signal is used as the read strobe. This signal is low when the , VALID VALID CSN tCSRW tRWPW tRWCS tOFF tCSRW tRWPW tRWCS WR0N tRS RDN , Address CSN RDN DATA Figure 3 ADDR VALID VALID Double Store Address Order High , # Intel 28F200BV-60 RSTN RP# ADDR[16:0] A[16:0] RDN OE# WR0N WE# ICS0N CE
LSI Logic
Original
PC16550D LSI402ZX LSI402Z 16550 uart timing diagram 0/National Semiconductor PC16550D UART 0xf801 LSI402Z/ZX DB06-000267-00

n80c152jb1

Abstract: GA27-3093-04 P2.4 (A12) 44 (A/D4) P0.4 45 33 25 N.C. Vss (RDn) P3.7 32 P2.5 (A13 , . (INT1n) P3.3 (T0) P3.4 N.C. N.C. N.C. (T1) P3.5 (WRn) P3.6 (RDn) P3.7 N.C. (A/D0) P0.0 (A/D1 , . N.C. N.C. N.C. P1.7 P4.0 P4.1 P4.2 P4.3 P4.4 P4.5 P4.6 P4.7 PSENn (RDn) P3.7 RESETn , ) (RDn) P3.7 25 45 P2.4 (A12) N.C . 26 44 P2.3 (A11) 27 28 29 30 31 , .1 (INT0n) P3.2 P5.0 (INT1n) P3.3 (T0) P3.4 P5.1 P5.2 P5.3 (T1) P3.5 (WRn) P3.6 (RDn) P3.7 N.C
InnovASIC Semiconductor
Original
IA80C152 80C152 n80c152jb1 GA27-3093-04 N80C152JC1 IA80C152JA IA211040524-06
Abstract: . 32 (RDn) P3.7 XTAL1 P2.5 (A13) 31 46 XTAL2 24 30 (WRn) P3.6 (A/D3) P0 , .0 (TXD) P3.1 (INT0n) P3.2 N.C. (INT1n) P3.3 (T0) P3.4 N.C. N.C. N.C. (T1) P3.5 (WRn) P3.6 (RDn , (RDn) P3.7 RESETn (RXCn) P1.4 (RXD) P3.0 (T0) P3.4 (T1) P3.5 (TXCn) P1.3 (TXD) P3.1 VDD Vss , .6 24 46 P2.5 (A13) (RDn) P3.7 25 45 P2.4 (A12) N.C . 26 44 P2.3 (A11 , .0 (TXD) P3.1 (INT0n) P3.2 P5.0 (INT1n) P3.3 (T0) P3.4 P5.1 P5.2 P5.3 (T1) P3.5 (WRn) P3.6 (RDn InnovASIC Semiconductor
Original

p80c152ja1

Abstract: N80C152JB .7 RESETn (RXD) P3.0 (TXD) P3.1 (INT0n) P3.2 (INT1n) P3.3 (T0) P3.4 (T1) P3.5 (W Rn) P3.6 (RDn) P3.7 (A / D0 , . (INT1n) P3.3 (T0) P3.4 N.C. N.C. N.C. (T1) P3.5 (WRn) P3.6 (RDn) P3.7 N.C. (10) (11) (12) (13) (14 , .2 P5.0 (INT1n) P3.3 (T0) P3.4 P5.1 P5.2 P5.3 (T1) P3.5 (WRn) P3.6 (RDn) P3.7 N.C. (10) (11) (12) (13 , P3.5 - T1, Timer 1 External Input P3.6 - WRn, External Data Memory Write Strobe P3.7 - RDn, External , ACALL addr11 ORL C, bit JMP @A+DPTR MOV A,#data MOV direct,#data MOV @R0,#data MOV @R1,#data MOV
InnovASIC Semiconductor
Original
N80C152JA N80C152JA1 P80C152JA N80C152JB N80C152JD1 p80c152ja1 N80C152JB-1 IA80152 IA80C152JB/JD-PLC68I IA80C152JA/JC-PDW48I-R IA80C152JA/JC-PLC68I-R IA80C152JB/JD-PLC68I-R IA80C152JA/JC-PLC68I

GA27-3093-04

Abstract: c8051 microcontroller ) P3.5 (15) (34) P2.5 (A13) (WRn) P3.6 (16) (33) P2.4 (A12) (RDn) P3.7 (17 , ) (WRn) P3.6 (24) (46) P2.5 (A13) (RDn) P3.7 (25) (45) P2.4 (A12) N.C. (26 , ) (WRn) P3.6 (24) (46) P2.5 (A13) (RDn) P3.7 (25) (45) P2.4 (A12) N.C. (26 , ADD A,R3 ADD A,R4 ADD A,R5 ADD A,R6 ADD A,R7 MOV DPTR,#data16 ACALL addr11 MOV bit,C Table 7 , rel ACALL addr11 ORL C,direct JMP @A+DPTR MOV A,#data MOV direct,#data MOV @R0,#data MOV @R1
InnovASIC Semiconductor
Original
c8051 microcontroller 48-Pin TSOP Type 1, CPL C8051 IA82510 8051 opcode hexadecimal with mnemonic sheet GA27-3093 MIL-STD-883

P80C152JA1

Abstract: n80c152jb1 ) P2.5 (A13) (WRn) P3.6 (16) (33) P2.4 (A12) (RDn) P3.7 (17) (32) P2.3 (A11 , ) P2.2 (45) (42) (25) (A9) P2.1 P2.5 (A13) (RDn) P3.7 (41) (46) (A8) P2 , ) P3.6 (24) (46) P2.5 (A13) (RDn) P3.7 (25) (45) P2.4 (A12) N.C. (26) (44 , Memory Write Strobe P3.7 - RDn, External Data Memory Read Strobe P4.0 P4.1 P4.2 P4.3 P4.4 Port 1 , JMP @A+DPTR MOV A,#data MOV direct,#data MOV @R0,#data MOV @R1,#data MOV R0.#data MOV R1.#data
InnovASIC Semiconductor
Original
N80C152A mov rdn IA80C152JD p80c152jc IA80C152JB/JDPLC68IR1 p0749 ENG210010124-02 IA80C152JA/JC-PDW48I N80C152JC P80C152A P80C152JC

8344AH

Abstract: SMD A7H Transfer Mnemonic Description MOV A,Rn Move register to accumulator MOV A,direct Move direct byte to accumulator MOV A,@Ri Move indirect RAM to accumulator MOV A,#data Move immediate data to accumulator MOV Rn,A Move accumulator to register MOV Rn,direct Move direct byte to register MOV Rn,#data Move immediate data to register MOV direct,A Move accumulator to direct byte MOV direct,Rn Move register to direct byte MOV direct,direct Move direct byte to direct byte MOV direct,@Ri Move indirect
InnovASIC Semiconductor
Original
IA8X44 IA8044 8344AH SMD A7H RUPI-44 8744 data sheet for all smd components 80C51

P8344AH

Abstract: N8344AH Description MOV A,Rn Move register to accumulator MOV A,direct Move direct byte to accumulator MOV A,@Ri Move indirect RAM to accumulator MOV A,#data Move immediate data to accumulator MOV Rn,A Move accumulator to register MOV Rn,direct Move direct byte to register MOV Rn,#data Move immediate data to register MOV direct,A Move accumulator to direct byte MOV direct,Rn Move register to direct byte MOV direct,direct Move direct byte to direct byte MOV direct,@Ri Move indirect RAM to direct byte MOV
InnovASIC Semiconductor
Original
IA8344 N8044AH TP8044AH N8344AH TN8344AH P8344 P8344AH p8044ah IA8044/IA8344 R0117 ENG210010112-00 IA8044-PDW40I-00 IA8044-PLC44I-00

CD Mode

Abstract: 7476 counter according to the previously given formula For instance MOV BAUD 0 selects a baud rate of 1 8 the oscillator frequency or MOV BAUD 1 selects a baud rate of 1 16 the oscillator frequency at the other extreme MOV BAUD 0FFH selects a baud rate of 1 2048 the oscillator frequency (7 2K , GSC is under CPU control This is because the Receive Done bit (RDN) which signifies the end of a , interrupt be assigned a higher priority than any of the other interrupts Since the RDN bit will be set
Intel
Original
CD Mode 7476 counter 270645 intel MCS-51 INSTRUCTION SET AN 429 C082 AP-429 83C152

mov rdn 240

Abstract: AD73311 -232 U3 DATA 12 16 16 2 WRN, RDN 16 16 5 RDN ICS2N 1 1 EPROM SEL PGM SRAM , ] SRAMSEL Vcc 2 DATA SRAM U5 64 K x 16 Hardware Overview 8 WRN, RDN, PCS0 ADDRESS 16 16 H8 16 16 WRN, 2 RDN 16 DRAMEN Switch S2 J21 5 LEDs L1­L4 4 9.8 MHz , T1IN RTSN T3IN XIN CTSN R2OUT ENN RDN T1OUT ADM561JR RS-232 U3 INTRPT MR
LSI Logic
Original
EB401 mov rdn 240 AD73311 MOV RDN 240/ 20 1109PHCT-ND pc 525 SMD 3825 LED DB15-000130-00

LSI402Z

Abstract: LSI402ZX bi-directional External Data Bus RDN Output Read Strobe WR0N Output Write Strobe, Lower Word , RDN signal is used as the read strobe. This signal is low when the processor is executing a read , . Figure 2 Simple Read and Write Cycles MEMCLK CSN ADSN RDN WRN ADDR VALID VALID , Read and a Pipelined Write MEMCLK CSN ADSN RDN WRN ADDR VALID1 VALID2 DATA , Access Behavior MEMCLK CSN ADSN RDN WRN ADDR VALID0 VALID2 DATA VALID0 STATE
LSI Logic
Original
MT58L32L32P DB06-000268-00
Abstract: Logic Corporation. All rights reserved. Table 1 Instruction MIN MIN.E MOV MOV MOV MOV MOV MOVH MOVH , Interfaces ADDR[17:0] ADSN DATA[31:0] DCS0N HOLD HOLDA ICS0N MEMCLK PCS0N RDN RDY WR0N WR1N S0DI S0DO S0IBF , ]) Table 2 Signal ADDR[17:0] ADSN DATA[31:0] DCS0N HOLD HOLDA ICS0N MEMCLK PCS0N RDN RDY WR0N WR1N 1 , Read (4-Cycle Wait State) t1 ADDR [17:0] t3 ADSN t5 xCSxN t6 RDN t7 t2 Valid Address t4 WR0N, WR1N , LOW to RDN LOW RDN HIGH to xCSxN HIGH Data Valid to xCSxN HIGH Data Hold Time 1. T is the processor LSI Logic
Original
LSI403LP ZSP400 DB08-000179-00

TS80C186XL12

Abstract: ADC 0800 interfacing with 8086 and programming rd_n/qsmd_n wr_n/qs1 bhe_n a19/s6 a18/s5 a17/s4 a16/s3 ® ENG211080711-01 UNCONTROLLED WHEN , 20 Name ad15 n.c. a16/s3 a17/s4 a18/s5 a19/s6 bhe_n wr_n/qs1 rd_n/qsmd_n ale/qs0 n.c. vss vss n.c , 10 11 12 13 14 15 16 17 18 19 20 Name a15 n.c. a16/s3 a17/s4 a18/s5 a19/s6 rfsh_n wr_n/qs1 rd_n , a19/s6 n.c. bhe_n wr_n/qs1 rd_n/qsmd_n ale/qs0 vss vss x1 x2 reset n.c. clkout ardy s2_n s1_n s0_n Pin , a16/s3 a17/s4 a18/s5 a19/s6 n.c. rfsh_n wr_n/qs1 rd_n/qsmd_n ale/qs0 vss vss x1 x2 reset n.c. clkout
InnovASIC Semiconductor
Original
TS80C186XL12 ADC 0800 interfacing with 8086 and programming IA186XL/IA188XL IA186XL-PLQ80I-R-00 SB80C186XL25 SB80C186XL20 SB80C186XL12 YW80C186XL25

LSI403Z

Abstract: ZSP400 (Extended Precision) MOV Move Control Register to Operand Register MOV Move Immediate to Operand Register MOV Move Operand Register to Control Register MOV Move Operand Register to Operand Register MOV Move to PC MOVH Move Immediate to Higher Byte of Control Register (Sheet 3 of 6 , ICS0N MEMCLK PCS0N RDN RDY WR0N WR1N S0DI S0DO S0IBF S0OBE S0RCLK S0RFS S0XCLK S0XFS , Peripheral Chip Select RDN Output Read Strobe RDY Input Reserved1 WR0N Output
LSI Logic
Original
LSI403Z PQFP 176 R15012 DB08-000130-00
Abstract: DMUL.B IMUL.A IMUL.B LD LDDU LDU LDX LDXU MAC.A MAC.B MAC2.A MAC2.B MACN.A MACN.B MAX MAX.E MIN MIN.E MOV MOV MOV MOV MOV MOVH ZSP Instruction Set (Cont.) Description Multiplication (Extended Precision , Interfaces ADDR[17:0] ADSN DATA[31:0] DCS0N HOLD HOLDA ICS0N MEMCLK PCS0N RDN RDY WR0N WR1N S0DI S0DO S0IBF , RDN RDY WR0N WR1N Table 2, "External Memory Interface Unit (MXU) Signals," on page 15 Table 3 , [17:0] t3 ADSN t5 xCSxN t6 RDN t7 t2 Valid Address t4 WR0N, WR1N RDY t8 t9 DATA [31:0] Valid Data LSI Logic
Original
DB08-000130-01

2510-6002UB connector

Abstract: D3318 instruction that specifies a postincrement that causes r15 > %cb1_end. Figure 2.2 lda mov mov mov add , */ /* end address */ mov %cb1_end, r4 /* Initialize the end address of cb1 */ bits %smode, 0x2 /* Enable cb1
LSI Logic
Original
2510-6002UB connector D3318 elektronik DDR R14021 DB15-000153-01 D-85540 D-33181

mov rdn 240

Abstract: haar transform instruction that specifies a postincrement that causes r15 > %cb1_end. Figure 2.2 lda mov mov mov add , */ /* end address */ mov %cb1_end, r4 /* Initialize the end address of cb1 */ bits %smode, 0x2 /* Enable cb1
LSI Logic
Original
haar transform Db06 DB15-000153-02

ande RY 228

Abstract: ande RY 192 4.7.1 MOV ­ Move Register to Register and Immediate to Register 4-23 Memory Reference Instructions 4-24 , with Update 4-26 Synthetic Instructions and NOP 4-26 4.9.1 LDA ­ Load Address 4-26 4.9.2 MOV ­ , instruction that specifies a post increment that causes r15 > %cb1_end. Figure 2.5 lda mov mov mov add , */ /* end address */ mov %cb1_end, r4/* Initialize the end address of cb1 */ bits %smode, 0x2/* Enable cb1
LSI Logic
Original
ande RY 228 ande RY 192 ande RY 227 DB14-000121-00 R14014 DB15-000131-02

motorola T316

Abstract: T308 ) MOV Move To PC MOV Move Operand Register To Control Register MOV Move Control Register To Operand Register MOV Move Operand Register To Operand Register MOV Move Immediate To , [17:0] DATA[31:0] PCSN[3:0] HOLD HOLDA DCSN[3:0] ICSN[3:0] RDN WRN1 WRN0 RDY XDMAEN7 , Peripheral Chip Select RDN Output Read Strobe RDY Input Reserved. Tie this pin HIGH for , t136 RDN WRN RDY t137 t138 Valid Data DATA Table 9 External Instruction or Data
LSI Logic
Original
motorola T316 T308 t314 t308 equivalent ci t314 t103 C15033 DB08-000127-01
Showing first 20 results.