500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
LVDS001EVK Texas Instruments 3.3V LVDS-LVDS Buffer visit Texas Instruments
SN65LVDS100DGK Texas Instruments 2 Gbps LVDS/LVPECL/CML to LVDS Buffer/Repeater/Translator 8-VSSOP -40 to 85 visit Texas Instruments Buy
SN65LVDS100DGKG4 Texas Instruments 2 Gbps LVDS/LVPECL/CML to LVDS Buffer/Repeater/Translator 8-VSSOP -40 to 85 visit Texas Instruments
SN65LVDS100DGKR Texas Instruments 2 Gbps LVDS/LVPECL/CML to LVDS Buffer/Repeater/Translator 8-VSSOP -40 to 85 visit Texas Instruments
SN65LVDS100DGKRG4 Texas Instruments 2 Gbps LVDS/LVPECL/CML to LVDS Buffer/Repeater/Translator 8-VSSOP -40 to 85 visit Texas Instruments
SN65LVDS4RSET Texas Instruments 500 Mbps LVDS Single High Speed Transceiver 10-UQFN -40 to 85 visit Texas Instruments Buy

lvds standard 20 pin

Catalog Datasheet MFG & Type PDF Document Tags

lcd LVDS display 30 pin connector xga

Abstract: LVDS 30 pin hirose connector LVDS LVDS Interface Connector: Hirose DF19G-20P-1H or equivalent Compliant to Industry Standard Panel 2.0 , Toradex LCD-Converters family of products enables the attachment of Industry Standard Panels with a LVDS , documentation. The VESA SPWG 2.0 Specification (Standard Panel Working Group) defines standard mechanical and , Converter Datasheet Compliant to Industry Standard Panel 2.0 Specification Style A, XGA with two exceptions , LVDS Converter does also not support the Display Data Channel (DDC) on pins 17, 19 and 20 of the
Toradex
Original
lcd LVDS display 30 pin connector xga LVDS 30 pin hirose connector LVDS LVDS connector 26 pins LCD LVDS connector 30 PIN header LVDS 40 pin hirose connector LVDS lvds 40 pin pinout A1715 DF14-20S-1 DF19-20S-1C

lvds connector 14 pin 1.0mm

Abstract: LVDS 20 pin hirose connector LVDS Toradex LCD-Converters family of products enables the attachment of Industry Standard Panels with a LVDS , their documentation. - The VESA SPWG 2.0 Specification (Standard Panel Working Group) defines , www.toradex.com l info@toradex.com l Seite 3 LVDS Converter Datasheet - Compliant to Industry Standard , - Connector: Hirose DF19G-20P-1H or equivalent - Compliant to Industry Standard Panel 2.0 , (DDC) on pins 17, 19 and 20 of the connector. 4. Installation For the installation of the LVDS
Toradex
Original
lvds connector 14 pin 1.0mm LVDS 20 pin hirose connector LVDS

XAPP232

Abstract: LVDS connector 30 pin data response for a standard LVDS driver driving the Virtex-E LVDS receiver in a 432-pin BGA package , Virtex-E LVDS line receiver in the 432-pin BGA package. Standard termination packs are available from , . Introduction Virtex-E FPGAs offer new high-speed LVDS receivers and drivers as part of their standard I/O , programmable logic devices. Low-voltage differential signaling (LVDS) has emerged as a leading standard for , standard terminators that are commercially available from Bourns, CTS, and other vendors in miniature 8-pin
Xilinx
Original
XAPP232 LVDS connector 30 pin LVDS out connector cable 30 pins XAPP230 lvds 30 pin LVDS 30 pin connector cable
Abstract: Model 335 DIFFERENTIAL LVPECL AND LVDS VCXO FEATURES · · · · Standard 7x5mm Surface Mount Footprint Differential LVPECL or LVDS Outputs Frequency Range 19.44 ­ 212.50 MHz Frequency Stability, ±50 ppm Standard (± 25 ppm available) · +2.5Vdc or +3.3Vdc Operation · Operating Temperature to ­40°C , the "M". P = PECL, Enable High (standard) L = LVDS, Enable High (standard) E = PECL, Enable Low , of VCC @ -3dB Bandwidth 12 kHz - 20 MHz VIH VIL Pin 2 Logic '1', Output Enabled Pin 2 Logic CTS
Original
335P3C3155M5200 J-STD-020

J504 lcd connector

Abstract: JP504 : J104 Aux / LVDS Interface Pin Description â'" MityARM/MityDSP without FPGA Pin Signal Type Standard , Aux / LVDS Interface Pin Description â'" MityARM/MityDSP with FPGA Installed Pin Signal Type Standard Notes 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 , www.CriticalLink.com www.MityDSP.com Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 , Pin Assignments â'" MityARM/MityDSP without FPGA Signal Type Standard Notes GND Power GND
Critical Link
Original
J504 lcd connector JP504 ARM-1810 1810F DSP-L138 L138F RS485 ARM-1808
Abstract: 637 OUTPUT TYPE P = LVPECL - Pin 1 Enable [std] L = LVDS - Pin 1 Enable [std] E = LVPECL - Pin 2 Enable [opt] V = LVDS - Pin 2 Enable [opt] PACKAGING T - 1k pcs./reel SUPPLY VOLTAGE 2 = 2.5 Vdc , , load, temperature and 1st year aging. LVPECL/LVDS OUTPUT WAVEFORM ENABLE TRUTH TABLE PIN 1 or , Model 637 Low Jitter LVPECL or LVDS Clock Oscillator FEATURES â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ Standard 7.0mm x 5.0mm, 6-Pad Surface Mount Package Low Phase Jitter, 0.5ps CTS
Original
EIA-418 100MH 637OSTV
Abstract: frequency control. ORDERING INFORMATION 635 OUTPUT TYPE P = PECL, Pin 1 Enable Pin 2 N.C. (standard) L = LVDS, Pin 1 Enable Pin 2 N.C. (standard) E = PECL, Pin 2 Enable Pin 1 N.C. V = LVDS, Pin 2 Enable , Model 635 LVPECL or LVDS CLOCK OSCILLATOR FEATURES · · · · · · · · · · Standard 7x5mm Surface , Bandwidth 12 kHz - 20 MHz Pin Pin Pin Pin 1 1 1 1 or or or or Pin Pin Pin Pin 2 2 2 2 Logic Logic Logic , Load @ 20% - 80% Levels Between Outputs @ 1.25V RL = 100 Ohms LVDS Load LVDS Load LVDS Load @ 20% - 80 CTS
Original
635P3C3155M5200

SM5545

Abstract: MT47H32M8BP-3 2.5V CMOS 1.8V CMOS 256MB DDR2 Dual Channel (x72) 125 MHz XTAL CMOS + LVDS USB 2.0 , . Table 2â'"5. MAX II Device Pinout (Part 1 of 9) MAX II Pin Number I/O Standard Signal Direction , Table 2â'"5. MAX II Device Pinout (Part 2 of 9) MAX II Pin Number I/O Standard Signal Direction , 3 of 9) MAX II Pin Number I/O Standard Signal Direction Schematic Signal Name R14 , (Part 4 of 9) MAX II Pin Number I/O Standard Signal Direction Schematic Signal Name D14
Altera
Original
SM5545 MT47H32M8BP-3 MNL-01029-1 SJ/T11363-2006
Abstract: . (standard) L = LVDS, Pin 1 Enable Pin 2 N.C. (standard) E = PECL, Pin 2 Enable Pin 1 N.C. V = LVDS, Pin 2 , LVPECL or LVDS CLOCK OSCILLATOR FEATURES · · · · · · · · · · Standard 7x5mm Surface Mount Footprint Differential LVPECL or LVDS Output Low Phase Jitter, NON-Multiplied Frequency Range 19.44 ­ 212.50 MHz Frequency Stability, ±50 ppm Standard (± 25 ppm and ± 100 ppm available) +2.5Vdc or +3.3Vdc , Between Outputs @ 1.25V RL = 100 Ohms LVDS Load LVDS Load LVDS Load @ 20% - 80% Levels Electrical and CTS
Original

altlvds_tx

Abstract: vhdl code for lvds receiver , lowvoltage backplanes, or data channels. This application note explains the LVDS standard and describes how , Transmission The LVDS I/O standard utilizes a low-voltage differential data transmission scheme without , potential data rate. To provide switching speeds in the hundreds-of-Mbps range, the LVDS standard defines , is a power-efficient standard. Because LVDS has a low switching voltage (typically 350 mV), the AC , LVDS standard also provides the important advantage of reduced electromagnetic interference (EMI). EMI
Altera
Original
EP20K400E EP20K600E altlvds_tx vhdl code for lvds receiver 10226-1A10VE EP20K1000E ANSI/TIA/EIA-644 800-EPLD EP20K200E EP20K300E

Oscillator, 3.3Vdc PECL

Abstract: TYPE FREQUENCY IN MHz P = PECL, Pin 1 Enable Pin 2 N.C. (standard) L = LVDS, Pin 1 Enable Pin 2 N.C. (standard) E = PECL, Pin 2 Enable Pin 1 N.C. V = LVDS, Pin 2 Enable Pin 1 N.C. M - indicates , Model 635 LVPECL or LVDS CLOCK OSCILLATOR FEATURES · · · · · · · · · · · Standard , Phase Jitter Frequency Range 19.44 ­ 250 MHz Frequency Stability, ±50 ppm Standard20 ppm, ±25 ppm , TEMPERATURE RANGE C = -20°C to +70°C (standard) I = -40°C to +85°C * - Not available with 'I' temperature
CTS
Original
Oscillator, 3.3Vdc PECL
Abstract: frequency control. ORDERING INFORMATION 635 OUTPUT TYPE P = PECL, Pin 1 Enable Pin 2 N.C. (standard) L = LVDS, Pin 1 Enable Pin 2 N.C. (standard) E = PECL, Pin 2 Enable Pin 1 N.C. V = LVDS, Pin 2 Enable , Model 635 LVPECL or LVDS CLOCK OSCILLATOR FEATURES · · · · · · · · · · · Standard 7x5mm Surface , uA ns Ohms % V Maximum Load Application of VCC Bandwidth 12 kHz - 20 MHz Standby Pin 1 or Pin 2 , Disabled Pin 1 or Pin 2 Logic '1' @ VCC - 1.3V PECL Load PECL Load @ 20% - 80% Levels Electrical and CTS
Original

ANSI/TIA/EIA-644

Abstract: LVDS 51 connector . LVDS integration saves board space, reduces pin usage, and improves performance. This white paper , provide switching speeds in the hundreds-of-Mbps range, the LVDS standard typically has a low-voltage , LVDS standard defined a low-voltage signal level of 350 mV. The smaller the voltage swing, the faster a , -Bit Bus at 77.76 MHz 20 GBPS Switch 64 Memory 16 LVDS Channels at 622.08 Mbps 16 LVDS Channels at 622.08 Mbps 20 GBPS Switch 64 Memory 2 Altera Corporation Using LVDS in APEX
Altera
Original
LVDS 51 connector

K1B3216B2E

Abstract: Marvell 88e111 2.5V CMOS 1.8V CMOS 256MB DDR2 Dual Channel (x72) 125 MHz XTAL CMOS + LVDS USB 2.0 , ) (Part 2 of 8) MAX II Pin Number I/O Standard Signal Direction Schematic Signal Name M16 , Device Pin-Out (Note 1) (Part 3 of 8) MAX II Pin Number I/O Standard Signal Direction Schematic , of 8) MAX II Pin Number I/O Standard Signal Direction Schematic Signal Name L10 , ) (Part 7 of 8) MAX II Pin Number I/O Standard Signal Direction Schematic Signal Name A15
Altera
Original
K1B3216B2E Marvell 88e111 schematic 20 pin lcd laptop LTI-SASF546-P26-X1 LDQ-M2212R1 HSMC debug header breakout board for Cyclone III board 3C120

LM6430fbf

Abstract: hosiden hlm8619 Standard (C&T) (VIA) b) DF13 (20 Pin) Pin Signal Pin Signal Pin Signal Pin , LDH096T-11 Standard 16BTFT IDH102T-10 (24-bit) LDH102T IDH102T-20 (12-bit) 640 x 480 , Number Standard 15 1024 x 768 36BTFT LVDS 15 17 1024 x 768 1280 x 1024 Standard , Standard Standard 800x600 LVDS 12.1 12.1 10.4 15 800 x 600 800 x 600 800 x 600 1024 x 768 , 800 x 600 640 x 480 800 x 600 800 x 600 800 x 600 800 x 600 Standard 5 320 x 240 LVDS
Advantech
Original
LM6430fbf hosiden hlm8619 SOlomon LM6430FBF TM121SV-02L01 LP121S2 NL6448AC32-01 DF13A-40DP-1 PCM-957X PCA-6752 PCI-6771 PCM-5824 PCM-5864
Abstract: Enable [std] L = LVDS - Pin 1 Enable [std] E = LVPECL - Pin 2 Enable [opt] V = LVDS - Pin 2 Enable , year aging. LVPECL/LVDS OUTPUT WAVEFORM ENABLE TRUTH TABLE PIN 1 or Pin 2 Logic â'˜1â'™ Open , Model 653 LVPECL or LVDS Clock Oscillator FEATURES â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ â'¢ Standard 5.0mm x 3.2mm 6-Pad Surface Mount Package Low Phase Jitter, 0.7ps RMS Maximum LVPECL or LVDS Output Fundamental and 3rd Overtone Crystal Designs Frequency Range 25 â'" 320 MHz CTS
Original
653OSTV

ANSI/TIA/EIA-644

Abstract: JESD 85 reference voltages or termination. LVDS The LVDS I/O standard is used for very high-performance , . The LVDS standard requires a 3.3-V VCCIO and a 100- termination resistor between the two traces at , LVDS" on page 12 or the Altera web site (http://www.altera.com). GTL+ The GTL+ standard is a , that do not use LVDS, the LVDS I/O blocks can be used for any other standard. Figure 1. APEX 20KE I , voltage IOUT = 20 µA II Input pin leakage current 0 < VI N < VCCIO 0.3 × VCCIO V 3.6
Altera
Original
JESD 85 class sstl SSTL-2 voltage reference 7000B 66-MH

lvds connector pinout

Abstract: spartan camera link 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Table 4: J600 LVDS Interface Pin Description Signal , High Speed LVDS Pairs - Supports Quarter VGA Interface · Camera Link Interface - 16/20-bit per pixel , the 2-pin 0.156" Molex header, or a standard barrel-style power jack. A block diagram of the , DAC connector J200, a standard dual-row, 14-pin, 0.1" pitch shrouded header. All channels provide a , standard dual-row, 10-pin, 0.1" pitch shrouded header, J301. All input channels have an input range of 0 to
Critical Link
Original
MDK-24 lvds connector pinout spartan camera link LVDS connector 20 pins LCD 13.3 circuit diagram of motherboard video card MDR-26 connector vga motherboard 30 pin lvds connector SO-DIMM200 RS-232 MDK-12 MDK-16 MDK4-RS232

vhdl code for lvds driver

Abstract: LVDS 51 connector , lowvoltage backplanes, or data channels. This application note explains the LVDS standard and describes how , Transmission The LVDS I/O standard utilizes a low-voltage differential data transmission scheme without , potential data rate. To provide switching speeds in the hundreds-of-Mbps range, the LVDS standard defines , is a power-efficient standard. Because LVDS has a low switching voltage (typically 350 mV), the AC , rate) to 8 LVCMOS pins. Reduced Electromagnetic Interference (EMI) Using the LVDS standard also
Altera
Original
vhdl code for lvds driver verilog code for lvds driver

verilog code for lvds driver

Abstract: vhdl code for lvds driver , lowvoltage backplanes, or data channels. This application note explains the LVDS standard and describes how , Transmission The LVDS I/O standard utilizes a low-voltage differential data transmission scheme without , potential data rate. To provide switching speeds in the hundreds-of-Mbps range, the LVDS standard defines , is a power-efficient standard. Because LVDS has a low switching voltage (typically 350 mV), the AC , LVDS standard also provides the important advantage of reduced electromagnetic interference (EMI). EMI
Altera
Original
LVDS connector 30 pins
Showing first 20 results.