500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : ARD-AUDIO-DA7212 Supplier : Dialog Semiconductor Manufacturer : Avnet Stock : - Best Price : $29.4118 Price Each : $29.4118
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Avnet Stock : 1 Best Price : €55.1568 Price Each : €56.2825
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Avnet Stock : - Best Price : $55.00 Price Each : $55.00
Part : H31X-1750GN12VDIODE Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $7.9060 Price Each : $8.6342
Part : H31X-1750GN24VDIODE Supplier : Carling Technologies Manufacturer : Avnet Stock : - Best Price : $7.9060 Price Each : $8.6342
Part : KITRFDIODE2TOBO1 Supplier : Infineon Technologies Manufacturer : Avnet Stock : - Best Price : - Price Each : -
Part : SENSOR STUDIO DEV KIT Supplier : InvenSense Manufacturer : Avnet Stock : 5 Best Price : - Price Each : -
Part : ACC. KIT FOR 12XSEMIPACK 1DIOD Supplier : SEMIKRON Manufacturer : Newark element14 Stock : 91 Best Price : $5.14 Price Each : $5.14
Part : GDM 3009 J W/IN4007 DIODE ME Supplier : Lumberg Manufacturer : Newark element14 Stock : - Best Price : $4.03 Price Each : $4.36
Part : GM 209 NJ W/G1751-E3/51 DIODE Supplier : Lumberg Manufacturer : Newark element14 Stock : - Best Price : $5.30 Price Each : $5.73
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Newark element14 Stock : - Best Price : $55.00 Price Each : $55.00
Part : QUINT-DIODE 12-24DC/2X20/1X40 Supplier : Phoenix Contact Manufacturer : Newark element14 Stock : 5 Best Price : $91.49 Price Each : $134.94
Part : QUINT-DIODE/40 Supplier : Phoenix Contact Manufacturer : Newark element14 Stock : 1 Best Price : $108.10 Price Each : $159.42
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Future Electronics Stock : - Best Price : $51.76 Price Each : $51.76
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : microchipDIRECT Stock : 4 Best Price : $55.00 Price Each : $55.00
Part : CATALOG 0201 SCHOTTKY DIODES Supplier : Skyworks Solutions Manufacturer : Component Distributors Stock : 49 Best Price : - Price Each : -
Part : DIODE KIT Supplier : Jameco Manufacturer : Jameco Electronics Stock : 28 Best Price : $39.95 Price Each : $44.95
Part : K/DIODE1 Supplier : Velleman Manufacturer : Jameco Electronics Stock : 230 Best Price : $11.95 Price Each : $11.95
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : RS Components Stock : 2 Best Price : £44.00 Price Each : £44.00
Part : 2N7002-7-F-DIODES Supplier : NXP Semiconductors Manufacturer : Ameya Holding Stock : - Best Price : - Price Each : -
Part : TWR-AUDIO-DA7321 Supplier : Freescale Semiconductor Manufacturer : Ameya Holding Stock : - Best Price : - Price Each : -
Part : AUDIODSP-SIGMADSP Supplier : KAMAMI Manufacturer : TME Electronic Components Stock : 2 Best Price : $49.88 Price Each : $49.88
Part : EASYLED BOARD WITH GREEN DIODES Supplier : MikroElektronika Manufacturer : TME Electronic Components Stock : 5 Best Price : $8.80 Price Each : $8.80
Part : EASYLED BOARD WITH YELLOW DIODES Supplier : MikroElektronika Manufacturer : TME Electronic Components Stock : 1 Best Price : $8.80 Price Each : $8.80
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Chip1Stop Stock : 3 Best Price : $51.43 Price Each : $51.43
Part : QUINT-DIODE 12-24DC/2X20/1X40 Supplier : Phoenix Contact Manufacturer : element14 Asia-Pacific Stock : 1 Best Price : $155.4240 Price Each : $155.4240
Part : QUINT-DIODE/40 Supplier : Phoenix Contact Manufacturer : element14 Asia-Pacific Stock : 4 Best Price : $230.56 Price Each : $230.56
Part : GPIODM-KPLCD Supplier : Microchip Technology Manufacturer : Farnell element14 Stock : 1 Best Price : £44.00 Price Each : £44.00
Part : QUINT-DIODE 12-24DC/2X20/1X40 Supplier : Phoenix Contact Manufacturer : Farnell element14 Stock : 1 Best Price : £90.01 Price Each : £90.01
Part : QUINT-DIODE/40 Supplier : Phoenix Contact Manufacturer : Farnell element14 Stock : 4 Best Price : £102.74 Price Each : £102.74
Part : K/DIODE1 Supplier : Velleman Manufacturer : Master Electronics Stock : 5 Best Price : $8.27 Price Each : $10.75
Part : CAF94136(IOD2450-RT36) Supplier : LAIRD PLC Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : CAF94137(IOD2450-RN12) Supplier : LAIRD PLC Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : CAF94178(IOD2450-NF12) Supplier : LAIRD PLC Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : I111-003-1200PIV-DIODE Supplier : IDEC Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : STD03Y-PERIOD Supplier : TE Connectivity Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : STD09Y-PERIOD Supplier : TE Connectivity Manufacturer : Sager Stock : - Best Price : - Price Each : -
Part : XB5SBIODEMO Supplier : Schneider Electric Manufacturer : Sager Stock : - Best Price : $535.00 Price Each : $570.66
Shipping cost not included. Currency conversions are estimated. 

iodelay

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: programmable, absolute delay primitive called IODELAY. IODELAYs are a delay-chain of 64 taps with an average , input of the inverter, which feeds the initial IODELAY. The second and any successive IODELAYs have , www.xilinx.com 1 Design Description Design Description The IODELAY-based oscillator is extended to , a second IODELAY set to the maximum delay with an adjusted IODELAY. With an estimated routing delay , connecting two or more IODELAYs in series, and having one inverter in the chain. The first IODELAY is Xilinx
Original
XAPP872 UG190 vhdl code for 16 BIT BINARY DIVIDER vhdl code for frequency divider iodelay Virtex 5 prbs generator using vhdl vhdl code for FFT 32 point vhdl code for 16 prbs generator DS202
Abstract: communicates statistics like IODELAY tap count of the clock channel and link status etc. to the VIO interface , and IODELAY blocks. BUS_ALIGN_MACHINE Performs the clock/data alignment by varying the delay of , _25 [63, 47 23, 15] DATA_RX_P[15] DATA_RX_N[15] 4 RXCLKDIV(1) RXCLK(1) IODELAY , IODELAY (this connection is not visible to the user because the ISE® software takes care of this routing). The RX_IDELAYCTRL is required to calibrate the IODELAY block in the path of the clock channel Xilinx
Original
XAPP880 XAPP855 XAPP860 OSERDES FIFO18E1 pmbus verilog ML605 ISERDES OIF-SFI4-01 OIF-PLL-02 OC-192 DS152
Abstract: deserialization. Contains instantiations of all ISERDES and IODELAY blocks. RT_WINDOW_MONITOR , DDR Receiver 200 MHz Source RX_IDELAYCTRL Resource Sharing Control IODELAY ISERDES_CH , :0] 6 Slave (Monitor) 6 IODELAY ISERDES_CH_01 Q D LVDS_25_DIFFOUT DATA_RX_P , RXCLKDIV 6 6 6 Real-Time Window Monitoring Circuitry Q Mon to RT IODELAY ISERDES_CH , IODELAY LVDS_25 To CH 15 Fixed to Tap 0 BUFR (÷3) CLOCK_RX_P CLOCK_RX_N (1) RXCLKDIV Xilinx
Original
X8601 ISERDES spartan 6 ML550 400Mbs
Abstract: deserialization. Contains instantiations of all ISERDES and IODELAY blocks. BIT_ALIGN_MACHINE Performs the , RX_IDELAYCTRL Resource Sharing Control DATA_ ALIGNED CHAN_SEL ISERDES_CH_00 4 8 IODELAY LVDS , IODELAY LVDS_25 [15:10] DATA_RX_P[01] Master DATA_RX_N[01] [9:8] Slave RXCLKDIV 8 8 DATA_TO_ MACHINE START_ ALIGN ISERDES_CH_15 IODELAY LVDS_25 [127:122 , Slave RXCLK(1) To CH 00 To CH 01 INC, ICE, BITSLIP BITSLIP 3 BUFIO IODELAY LVDS Xilinx
Original
FIFO18 PRBS23
Abstract: Target - Figure 5 Routing Connections ILOGIC ISERDES IODELAY OLOGIC OSERDES P_PAD IBUFDS_DIFF_OUT O OB Routing Connections ILOGIC ISERDES IODELAY OLOGIC OSERDES IB I N_PAD , -5 FPGAs www.xilinx.com 4 R Virtex-4 and Virtex-5 FPGA I/O Architecture IDELAY, IODELAY, and ISERDES Virtex-4 devices only have IDELAY (no IODELAY), which is integrated in ISERDES as shown in Figure 6. As such, IODELAY in Figure 5 is replaced by IDELAY in terms of Virtex-4 devices Xilinx
Original
XAPP866 12-bit ADC interface vhdl code for FPGA XC5VLX50T-FF1136.xls virtex 4 date code for ADC IDELAY UCF virtex-4 UG195 UG203 XAPP774
Abstract: writing data bytes. Each iodelay() causes a system tick delay. There must be a minimum of 300 ns delay between the command and data phases. iodelay(); iodelay(); iodelay(); Disable all hardware , between data phases. iodelay(); } Enable all hardware interrupts when the write is done. sti Philips Components
Original
ISP1160 01B-RESUME 0x55aa PBYC programming logic controller AN10003-01
Abstract: instantiations of all ISERDES and IODELAY blocks. BUS_ALIGN_MACHINE Performs the clock/data alignment by , ) BUFIO TRAINING_DONE IODELAY BUFR (÷4) INC Bus Align Machine ICE ISERDES_CLK RXCLKDIV , , IDELAYCTRL is required to calibrate the IODELAY blocks in the path of each data channel. A single IDELAYCTRL , IODELAY to increment or decrement the delay in the clock path by a fixed amount of ~75 ps (if a 200 MHz , in a Virtex-5 device. These figures exclude the counter used to track the IODELAY settings on the Xilinx
Original
XAPP856 FIFO36 samtec QSE
Abstract: IODELAY elements to align the incoming data with the receiver clock. For RGMII, this component contains contain IOB buffers, IOB Double-Data Rate flip-flops, an IDELAYCTRL, and IODELAY elements to align the incoming data with the receiver clock. An IODELAY element is also used to delay the transmitted clock in , specification. Sufficient system margin and IODELAY tap settings are necessary for correct operation. See Xilinx , 165 ps. Sufficient system margin and IODELAY tap settings are necessary for correct operation. See Xilinx
Original
ML605 UCF FILE virtex-6 ML605 user guide fpga rgmii example ml605 ethernet RAMB36s switch SGMII MII GMII DS710 RAMB36 1000BASE-X
Abstract: introduced by delaying data through the IODELAY. The worst-case jitter value is calculated using the , Interface IOB FPGA Fabric User Interface FIFOs ISERDES Q Q1 IODELAY Read Data Falling , Delayed CQ CQ IODELAY BUFIO X852_04_030907 Figure 10: Read Data Capture Using ISERDES The , clock in the data valid window. The delay calibration is enabled due to the available IODELAY elements in all the I/Os in the Virtex-5 device. The IODELAY elements delay the input read data by increments NEC
Original
XAPP853 DWH-11 ML561 mig ddr virtex Virtex-5 FPGA K7R643684M-FC30
Abstract: . Chapter 7: Minor edits to clarify IODELAY in this chapter. Chapter 8: Small clarifications in Xilinx
Original
RTL 8188 301071207 DO310 RAMB18SDP TRANSISTOR REPLACEMENT GUIDE XC5VLX220T SSTL18
Abstract: the setup of a differential I/O pair with IODELAY, ISERDES, and OSERDES. In this application note , Software IOB IODELAY OLOGIC OSERDES IOB X873_04_021308 Figure 4: XAPP873 (v1.0) May 6 , OSERDES and IODELAY OSERDES loads parallel data at the rising edge of CLKDIV and transmits this data , combination with the IODELAY configured as ODELAY. The delay between the OSERDES output and the FPGA output , Multiplexer in the FPGA DATAOUT IODELAY T ODATAIN SHIFTOUT1 SHIFTOUT2 D1 TQ D2 OQ D3 D4 D5 Xilinx
Original
MB86064 MB86065 ML555 MB68064 RAM64X1D IOL13 write operation using ram in fpga Virtex-5 vhdl code for DCM DK86065-2
Abstract: with IODELAY, ISERDES, and OSERDES. In this application note, the OSERDES block is used to shift data , Figure 4 ILOGIC ISERDES Routing Connections Made by ISE Software IOB IODELAY OLOGIC , structure www.xilinx.com 3 R I/O Architecture of Virtex-5 FPGA OSERDES and IODELAY OSERDES , shifted out, thus generating a clock pattern. OSERDES can be used in combination with the IODELAY , To Routing Multiplexer in the FPGA DATAOUT IODELAY T ODATAIN SHIFTOUT1 SHIFTOUT2 D1 Xilinx
Original
picoblaze
Abstract: _03_021308 Virtex-5 FPGA IOB Figure 4 shows the setup of a differential I/O pair with IODELAY, ISERDES, and , Connections Made by ISE Software IOB IODELAY OLOGIC OSERDES IOB X873_04_021308 Figure 4 , Architecture of Virtex-5 FPGA OSERDES and IODELAY OSERDES loads parallel data at the rising edge of CLKDIV , pattern. OSERDES can be used in combination with the IODELAY configured as ODELAY. The delay between , DATAOUT IODELAY T ODATAIN SHIFTOUT1 SHIFTOUT2 D1 TQ D2 OQ D3 D4 D5 D6 OCE OSERDES SR Xilinx
Original
pcb layout design mobile DDR parallel to serial conversion vhdl DAC FPGA START KIT DAC spartan 3 VHDL code for dac fpga cdma ip vhdl examples
Abstract: IODELAY_GRP = 200, // Iodelay Clock Frequency = "IODELAY_MIG", // It is associated to a set of IODELAYs with // an IDELAYCTRL that have same IODELAY CONTROLLER // clock frequency. CLKFBOUT_MULT_F = 8 , IODELAY_HP_MODE = "ON", // IODELAY High Performance Mode TCQ = 100, // Simulation Register Delay , IODELAYCTRL infrastructure user_top QDR II SRAM Model tb_top UserReduce UserExpand X886 Xilinx
Original
XC6VLX550T XC6VLX130T XC6VSX475T XC6VLX240T XC6VSX315T-FF1156 XC6VSX315T
Abstract: . 360 This is the jitter introduced by delaying data through the IODELAY. The worst-case jitter , ISERDES Q Q1 IODELAY Read Data Falling Q2 Read Data Rising FPGA Clock CLK OCLK CLKDIV Data delay value based on calibration Delayed CQ CQ IODELAY BUFIO X852 , available IODELAY elements in all the I/Os in the Virtex-5 device. The IODELAY elements delay the input , bank in Virtex-5 devices and help to maintain the resolution of the IODELAY elements. Calibration Xilinx
Original
XAPP886 CY7C1412BV18 K7R321882C 0743A ML662 ug406 VIRTEX-6 xilinx mig II/36M
Abstract: ,HcATLBufferPort | 0x80); Wait a while before writing data bytes. Each iodelay() causes 1 system tick delay. There must be a minimum of 300 ns delay between the command and data phases. iodelay(); iodelay(); iodelay(); Disable all hardware interrupts during the data write. cli(); Write data to the ATL buffer , -bit // There should be a minimum of a 112 ns delay between data phases. iodelay(); } Enable all hardware NEC
Original
DWL-20 DWH-21 CY7C1520JV18-300BZXC BWL-21 mig ddr BWH-01
Showing first 20 results.