500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SN74LS90-W Texas Instruments Decade Counter 0-WAFERSALE visit Texas Instruments
SN74LS290D Texas Instruments Decade Counters 14-SOIC 0 to 70 visit Texas Instruments
SN74LS290DR Texas Instruments Decade Counters 14-SOIC 0 to 70 visit Texas Instruments
SN74LS90D Texas Instruments Decade Counter 14-SOIC 0 to 70 visit Texas Instruments
SN74LS90DG4 Texas Instruments Decade Counter 14-SOIC 0 to 70 visit Texas Instruments
SN74LS90DE4 Texas Instruments Decade Counter 14-SOIC 0 to 70 visit Texas Instruments

interfacing circuit for the decade counter and th

Catalog Datasheet MFG & Type PDF Document Tags

tc 9310

Abstract: tc9310 1989 93L10/93L16 BCD Decade Counter/4-Bit Binary Counter General Description The 93L10 is a high speed synchronous BCD decade coun ter and the 93L16 is a high speed synchronous 4-bit binary counter , ANDed" with the CET input and as a result, both must be HIGH for the counter to be enabled. The CET , )" and Hold Time " th(H)" between the Count Enable (CEP and CET) and the Clock (CP) indicate tha t , conventional operation. Note 2: The Setup Tim e " t s(H)" and Hold Time " th(L)" between the Parallel Enable
-
OCR Scan
tc 9310 tc9310 93L10-93L16 93L10DMQB 93L10FMQB 93L16DMQB 93L16FMQB

93l16

Abstract: 93L10-93L16 93L10/93L16 BCD Decade Counter/4-Bit Binary Counter General Description The 93L10 is a high speed synchronous BCD decade coun ter and the 93L16 is a high speed synchronous 4-bit binary counter. They are , ANDed" with the CET input and as a result, both must be HIGH for the counter to be enabled. The CET , )" and Hold Time " th(H)" between the Count Enable (CEP and CET) and the Clock (CP) indicate tha t , conventional operation. Note 2: The Setup Tim e " t s(H)" and Hold Time " th(L)" between the Parallel Enable
-
OCR Scan

93L16DMQB

Abstract: 9603 93L10 93L16 BCD Decade Counter 4-Bit Binary Counter General Description Features The 93L10 is a high speed synchronous BCD decade counter and the 93L16 is a high speed synchronous 4-bit binary , is HIGH for conventional operation Note 2 The Setup Time ``ts(H)'' and Hold Time ``th(L)'' between , Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the , required please contact the National Semiconductor Sales Office Distributors for availability and
National Semiconductor
Original
C1995 9603 binary bcd conversion J16A W16A binary to BCD 8421 RRD-B30M105

4 digit counter circuit diagram max plus

Abstract: decade counters with a data store and an auxiliary storage register that may be compared with the counter value. The circuit is relatively insensitive to power supply variation, and can interface with CMOS , logic 1. The counter section has two control outputs, a CARRY from the most significant decade and a , possible for the DIGIT STROBE outputs to drive both the switch matrix and a display. If the COUNTER & , Application Note 7 Six Decade Counter/Display Totalizer Introduction The Micrel MIC50395 was
-
OCR Scan
4 digit counter circuit diagram max plus

93L16DMQB

Abstract: tc 9310 and the counter is in its maximum count state (9 for the decade counters, 15 for the binary , General Description The 93L10 is a high speed synchronous BCD decade counter and the 93L16 is a high , )" and Hold Time "th(H)" between the Count Enable (CEP and CET) and the Clock (CP) indicate that the HIGH-to-LOW transition of the CEP and CET must occur only while the Clock is HIGH for conventional operation. Note 2: The Setup Time "ts(H)" and Hold Time "th(L)" between the Parallel Enable (PE) and Clock (CP
-
OCR Scan
W16M TL/F/9603-2 TL/F/9603-1

clock 7 segment decoder TTL

Abstract: clock 7 segment STATE PRODUCTS Th , tubes is also available by special order. The HCTR 0200 is an up-down, presettable, decade counter with , option is available which will modify the circuit to provide single ended segment output drivers for interfacing with high-voltage electroluminescent tubes. An option for a 16 Pin package is available. The 16 , Inputs are disabled and the counter is enabled to respond to pulses on the Clock In input. DATA TRANSFER
-
OCR Scan
clock 7 segment decoder TTL clock 7 segment COUNTER LED bcd bcd to seven segment circuit diagram DECADE UP-DOWN COUNTER LATCH DISPLAY DRIVER 7 segment decoder TTL 0200D/

TC 9310 IC

Abstract: 9316PC ) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters , COUNTER DESCRIPTION - The '10 is a high speed synchronous BCD decade counter and the '16 is a high speed , counter is enabled. The '10 /'l6 internally decodes the terminal count condition and "ANDs" it with the , as a result, both must be HIGH for the counter to be enabled. The CET inputs are connected as before except for the second stage. There the CET input is left floating and is therefore HIGH. Also, all CEP
-
OCR Scan
9310PC 9316PC 93S10PC 9316DM 93L16DM 93S10DM TC 9310 IC 93S16DM DQL415M 93S10 93S16 93L10PC

93L10

Abstract: tc 9310 General Description The 93L10 is a high speed synchronous 8CD decade counter and the 93L16 is a high speed , with the CET input and as a result, both must be HIGH for the counter to be enabled. The CET inputs are , only while the Clock Is HIGH for conventional operation. Note 2: The Setup Time "ts(H)" and Hold Time "th(L)" between the Parallel Enable (PE) and Clock (CP) indicate that the LOW-to-HIGH transition of , enabled while CP is LOW. The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its
-
OCR Scan
TL/F/9603-5 TL/F/9603-8

93L10-93L16

Abstract: 93L16DMQB is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary , is HIGH for conventional operation. Note 2: The Setup Time "ts(H}" and Hold Time " th(L)" between the , General Description The 93L10 Is a high speed synchronous BCD decade coun ter and the 93L16 is a high , Note 1: The Setup Time "taiL)" and Hold Time "th(H)" between the Count Enable (CEP and GET) and the , must be HIGH for the counter to be enabled. The CET inputs are connected as before except for the
-
OCR Scan

93L10-93L16

Abstract: Counter G eneral Description The 93L10 is a high speed synchronous BCD decade coun ter and the 93L16 is , Clock is HIGH for conventional operation. Note 2: The Setup Time " t^ H )" and Hold Time " th(L)" , Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters-fully decoded in both types). To implement , CET input and as a result, both must be HIGH for the counter to be enabled. The CET inputs are
-
OCR Scan
TL/F/9803-1 TL/F/9603-6 TL/F/9603-7 TL/F/9603-S

9310DC

Abstract: 9316PC when CET is HIGH and the counter is in its maximum count state(9 for ¡the decade counters, 15 for the , DECADE COUNTER/ 4-BIT BINARY COUNTER DESCRIPTION â'" The '10 is a high speed synchronous BCD decade counter and the '16 isjjTigh_speed synchronous 4-bit binary counter. They are , interconnections, but has the following drawback: since it takes time for the enable to ripple through the counter , input of the '10/'16 is internally "ANDed" with the CET input and as a result, both must be HIGH for the
-
OCR Scan
93L16PC 93S16PC 9310DC 9316DC 93L10DC 93S10DC 9316 JK EET H 9310
Abstract: The MV6101 provides interfacing facilities for connecting one or tw o rotary or linear encoders to a microprocessor bus. The device can be configured as either a 1 x 3 2 -or 2 x 16-bit counter, and is capable of , -bit counter, and a 16-bit latch. The outputs from the tw o latches go to a MUX which feeds an 8bit , internal latches when reading from the device,and access to the counter stages when writing to it. When , clocking circuitry and all counters to zero. The line must be taken low again for counting to recommence -
OCR Scan
20UT2 20UT1
Abstract: UNIVERSAL COUNT/DISPLAY CIRCUIT Th e Z N 1 0 4 0 is designed to satisfy the need for a universal count/display circuit suitable for the widest possible range of applications. This bipolar device allows fast , OUTPUT [ FEATURES â  4 Decade synchronous up/down counter with Memory â  Carry/borrow output for , the ZN 1040 is a synchronous four decade BCD counter. Each decade consists of four flip -flo p s w , and display. The counter and count control circuitry are shown in figure 1 w hilst the count input -
OCR Scan
ZN1040E/AE ZN1040E ZN1040AE ZN1040

NEC Vacuum Fluorescent Display

Abstract: fip5 for driving non-multiplexe (static) vacuum fluorescent displays. The ICM7236 is a decade counter , . The CARRY output allows th counter to be cascaded, while the Leading Zero Blankin INput and OUTput , a positive level is desired. The CARRY and Leading Zero OUTputs are suitable for interfacing to CMOS , signal at the input swinging between V+ and ground. NOTE that these circuits have two terminals for V , I nd icator. The counter will index on the negative-going edge of the signal at the COUNT input, and
-
OCR Scan
ICM723C NEC Vacuum Fluorescent Display fip5 Seven-Segment Vacuum Fluorescent Display 32 PIN vacuum fluorescent display nec fluorescent display driver Two Digit counter 41/2-D ICM7236A

LU380A

Abstract: full subtractor circuit using nand gates , including the interconnecting of UTILOGIC II and other circuit types. Typical interfacing techniques are , stage. 8-4-2-1 DECADE COUNTER WITH DECIMAL DECODING Feedback and the J-K characteristics of the UTI LOGIC II 321/322 are employed to produce the 8-4-2-1 decade counter shown in Figure 46. UTI LOGIC II AND , for both the "0" and "1" levels. The margin for a "1" input applies to negative-going noise on the , case output level and the worst case input threshold. Output levels for the NOR are 3.8 volts or
-
OCR Scan
LU380A full subtractor circuit using nand gates LU370A LU321A LU322B full subtractor circuit using nor gates EC-12

Fairchild dtl catalog

Abstract: dtl catalog fairchild LPTTL/MSI 93L10-93L16 LOW POWER BCD DECADE COUNTER/4-BIT BINARY COUNTER DESCRIPTION - The 93L10 is a High Speed Synchronous BCD Decade Counter and the 93L16 is a High Speed Synchronous 4-Bit Binary , Decade Counter, and the 93L16 is a high speed Binary Counter. Both counters are fully synchronous with , the counter is at terminal count (state 9 for 93L10, and state 15 for 93L16), and Count Enable Trickle , Time (LOW) PE to Clock See Note 7 NOTES: 6. The Set-up Time "ts(L)" and Hold Time "th(H)" between
-
OCR Scan
Fairchild dtl catalog dtl catalog fairchild ScansUX992
Abstract: synchronous 6 decade up/down counter The circuit includes storages and comparators, zero detect, automatic , OPERATION: COUNT: Counter will operate at speeds up to 250 KHz and will advance on the positive edge of , inhibit counting and the counter will remain at its last count. A low input will enable counting. DATA , will prevent automatically resetting the counter to zero when in the up mode and when the number set , . ZERO DETECT OUTPUT: A high output occurs whenever the counter is at zero in the automatic mode, and -
OCR Scan
250KHZ 150KHZ 39JUP/DGWN LS7055/LS7056 LS7055/56 100KS2
Abstract: , ion implanted MOS synchronous 6 decade up/down counter. The circuit includes storages and , KHz and will advance on the positive edge of the input count pulse. UP/DOWN: Counter can operate in , counting and the counter will remain at its last count. A low input will enable counting. DATA TRANSFER , counter to zero when in the up mode and when the number set in the main signal store is reached. LAMP , whenever the counter is at zero. In the automatic mode, and with the up/down input in the down mode, the -
OCR Scan
LS7055 LS7056 250KH 150KH 100KHZ Q0D1D27

LS7055

Abstract: DESCRIPTION: The LS7055/LS7056 is a monolithic, ion implanted MOS synchronous 6 decade up/down counter. The , OPERATION: COUNT: Counter will operate at speeds up to 250 KHz and will advance on the positive edge of , inhibit counting and the counter will remain at its last count. A low input will enable counting. DATA , occurs whenever the counter is at zero. In the automatic mode, and with the up/down input in the down mode, the counter presets to the number in the preset store and the zero detect output is typically a
-
OCR Scan
DQ773 QQQ077 10QKS2 100KH 000Q77

9310 Fairchild

Abstract: 9310 TTL/MSI 9310 â'¢ 9316 BCD DECADE C0UNTER/4-BIT BINARY COUNTER DESCRIPTION - The 9310 is a High Speed Synchronous BCD Decade Counter and the 9316 is a High Speed Synchronous 4-Bit Binary Counter. They , FAIRCHILD TTL/MSI â'¢ 9310 » 9316 FUNCTIONAL DESCRIPTION - The 9310 is a high speed BCD decade counter, and , is internally "ANDed" with the CET input and as a result, both must be HIGH for the counter to be , , presetting the counter when LOW. Terminal count is HIGH when the counter is at terminal count (state 9 for
-
OCR Scan
9310 Fairchild 9310 9316 counter Fairchild 9310 ScansUX985
Showing first 20 results.