NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: inteT 82284 CLOCK GENERATOR AND READY INTERFACE FOR iAPX 286 PROCESSORS Generates System Clock for iAPX 286 Processors Uses Crystal or TTL Signal for Frequency Source Provides Local READY and , Temperature Range The 82284 is a clock generator/driver which provides clock signals for iAPX 286 processors , , and reset signals required for iAPX 286 processors and support components. The 82284 is packaged in an , provides the basic timing control for an iAPX 286 system. GLK has output characteristics sufficient to ... | OCR Scan |
7 pages, |
iAPX 286 datasheet abstract |
| Abstract: 82284 Clock Driver and Ready Interface for iAPX 286 Processors PRELIMINARY DISTINCTIVE CHARACTERISTICS • Generates system clock for iAPX 286 processors • Uses crystal or TTL signal for frequency , clock generator/driver which provides clock signals for iAPX 286 processors and support components. The , signals required for iAPX 286 processors and support components. The 82284 is packaged in an 18-pin DIP , the basic timing control for an iAPX 286 system. CLK has output characteristics sufficient to drive ... | OCR Scan |
12 pages, |
AM82284XC 82284B 80286 address decoder 1N9142 iAPX 286 datasheet abstract |
| Abstract: irrte» 82284 CLOCK GENERATOR AND READY INTERFACE FOR iAPX 286 PROCESSORS (82284-10, 82284-8, 82284-6) - Generates System Clock for iAPX 286 Processors - Uses Crystal or TTL Signal for Frequency , Temperature Range tiS 3 C,?Ck Senerator/driver whichprovides clock signals for iAPX 286 processors and , signals required for iAPX 286 processors and support components. The82284 is packaged in an 18-pin DIP and , the basic timing control for an iAPX 286 system. CLK has output characteristics sufficient to drive ... | OCR Scan |
9 pages, |
iAPX 286 crystal oscillator clock 16MHZ 82284 datasheet abstract |
| Abstract: 82284 Clock Driver and Ready Interface for iAPX 286 Processors PRELIMINARY DISTINCTIVE CHARACTERISTICS • Generates system clock for iAPX 286 processors • Uses crystal or TTL signal fof frequency source , generator/driver which provides clock signals for iAPX 286 processors and support components. The device , Interface for iAPX 286 Processore b. PACKAGE TYPE P- 18-Pin Plastic DIP (PD 018) D- 18-Pin Ceramic DIP (CD , CAPACITOR VALUES X1 CLK 82284 X2 READY F/C VCC CLK ÍAPX 286 CPU OR SUPPORT COMPONENT READY DECOUPLING ... | OCR Scan |
12 pages, |
80286 processore datasheet abstract |
| Abstract: 82284 Clock Driver and Ready Interface for iAPX 286 Processors PRELIMINARY DISTINCTIVE CHARACTERISTICS • Generates system clock for iAPX 286 processors • Generates system reset output from Schmitt , clock generator/driver which provides clock signals for iAPX 286 processors and support components. The , 8 MHz -10-10 MHz c. DEVICE NUMBER/DESCRIPTION 82284 Clock Driver and Ready Interface for IAPX 286 , iAPX 286 processors and support components. The 82284 is packaged in an 18-pin DIP and contains a ... | OCR Scan |
12 pages, |
AM82284XC 82284B 82284-10B 80286 address decoder 1N914 iAPX 286 datasheet abstract |
| Abstract: different masters. For many iAPX 286 systems, each CPU will have more than one bus which may be used to , active on the iAPX 286 local bus. This state may be repeated indefinitely. When control of the local bus , FUNCTIONAL DESCRIPTION Introduction The 82288 bus controller is used in iAPX 286 systems to provide address , pipelined timing on the iAPX 286 local bus. Buses shared by several bus controllers are supported. An AEN , the same bus. The term CPU refers to any iAPX 286 processor or iAPX 286 support component which may ... | OCR Scan |
16 pages, |
multibus 82289 intel iAPX 286 82289 IEEE-796 intel 82289 USAAT-538 /0682/30K/BL AFN-00787A USAAT-538 abstract |
| Abstract: 82C288 82C288 Bus Controller for iAPX 286 Processors DISTINCTIVE CHARACTERISTICS • Provides commands , GENERAL DESCRIPTION The 82C288 82C288 Bus Controller is a 20-pin CMOS component for use in iAPX 286 , bus cycle and, along with M/10, define the type of bus cycle. (See Table 1 for iAPX 286 bus cycle , Power Supply Power: +5 V. TABLE 1. IAPX 286 BUS CYCLE STATUS DEFINITIONS M/IÜ §1 SO Type of Bus Cycle , 82C288 82C288 Bus Controller is used in iAPX 286 systems to provide address latch control, data transceiver ... | OCR Scan |
18 pages, |
82C288-8 82C288-10 82C288 82289 intel iAPX 286 82284 IEEE-796 82C286 82C288 abstract |
| Abstract: 82C288 82C288 Bus Controller for iAPX 286 Processors DISTINCTIVE CHARACTERISTICS • Provides commands and , DESCRIPTION The 82C288 82C288 Bus Controller is a 20-pin CMOS component for use in iAPX 286 microsystems. The bus , -8-8 MHz -10-10 MHz c. device number/description 82C268 82C268 CMOS Bus Controller for iAPX 286 Processors b. , , define the type of bus cycle. (See Table 1 for iAPX 286 bus cycle status définitions.) A bus cycle is , opération. Vcc Supply Power Supply Power: +5 V. TABLE 1. IAPX 286 BUS CYCLE STATUS DEFINITIONS M/IÜ §1 ss ... | OCR Scan |
18 pages, |
intel 82289 IEEE-796 82289 82C288 82C288 abstract |
| Abstract: 82C288 82C288 Bus Controller for iAPX 286 Processors DISTINCTIVE CHARACTERISTICS • Provides commands , GENERAL DESCRIPTION The 82C288 82C288 Bus Controller is a 20-pin CMOS component for use in iAPX 286 , Bus Controller for iAPX 286 Processors B. PACKAGE TYPE P - 20-Pin Ptastic DIP (PD 020) D = 20-Pin , Power: +5 V. TABLE 1. IAPX 286 BUS CYCLE STATUS DEFINITIONS M/IÜ §1 SO Type of Bus Cycle 0 0 0 , Controller is used in iAPX 286 systems to provide address latch control, data transceiver control, and ... | OCR Scan |
18 pages, |
iAPX 286 aeks 82C288-8 82C288-10 82C288 82289 IEEE-796 82C288 abstract |
| Abstract: 82C288 82C288 Bus Controller for iAPX 286 Processors DISTINCTIVE CHARACTERISTICS Provides commands and , DESCRIPTION The 82C288 82C288 Bus Controller is a 20-pin CMOS component for use in iAPX 286 microsystems. The bus , 10 MHz C. DEVICE NUMBER/DESCRIPTION 82C268 82C268 CMOS Bus Controller for iAPX 286 Processors B. PACKAGE , 1 1 1 None; idle FUNCTIONAL DESCRIPTION Introduction The 82C288 82C288 Bus Controller is used in iAPX 286 , decoder to take full advantage of the pipelined timing on the iAPX 286 local bus. Buses shared by several ... | OCR Scan |
18 pages, |
isa bus interfacing 286 iAPX 286 82C288-8 82C288 82289 IEEE-796 82C288 abstract |
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| Literature Center - Memory Controllers Literature Center - Memory Controllers = document is not available on-line, select title to order document in hardcopy. Select this link to return to order form. Application Notes AP-167-Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 AP-168-Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 Datasheets 8206 Error Detection and Correction www.datasheetarchive.com/files/intel/design/litcentr/litweb/mcon.htm |
Intel | 03/08/1997 | 3.59 Kb | HTM | mcon.htm |
| - 1/90 AP-167-Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 AP-168-Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 AP-358 AP-358 AP-358 AP-358 Intel 82077SL 82077SL 82077SL 82077SL for Super Dense www.datasheetarchive.com/files/intel/design/periphrl/applnots/index-v1.htm |
Intel | 12/11/1997 | 7.33 Kb | HTM | index-v1.htm |
| - 1/90 AP-167-Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 AP-168-Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 AP-358 AP-358 AP-358 AP-358 Intel 82077SL 82077SL 82077SL 82077SL for Super Dense www.datasheetarchive.com/files/intel/design/periphrl/applnots/index-v5.htm |
Intel | 30/04/1998 | 7.23 Kb | HTM | index-v5.htm |
| - 1/90 AP-167-Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 AP-168-Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 AP-358 AP-358 AP-358 AP-358 Intel 82077SL 82077SL 82077SL 82077SL for Super Dense www.datasheetarchive.com/files/intel/design/periphrl/applnots/index-v2.htm |
Intel | 03/08/1997 | 6.59 Kb | HTM | index-v2.htm |
| - 1/90 AP-167-Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 AP-168-Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 AP-358 AP-358 AP-358 AP-358 Intel 82077SL 82077SL 82077SL 82077SL for Super Dense www.datasheetarchive.com/files/intel/design/periphrl/applnots/index-v3.htm |
Intel | 10/02/1998 | 7.34 Kb | HTM | index-v3.htm |
| Literature Center - UPI Keyboard Controllers Literature Center - UPI Keyboard Controllers = document is not available on-line, select title to order document in hardcopy. Select this link to return to order form. Datasheets 8741A Universal Peripheral Interface 8-Bit Microcontroller 8742 Universal Peripheral Interface 8-Bit Slave Microcontroller AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 Accelerates iAPX 286 Bus Performance www.datasheetarchive.com/files/intel/design/litcentr/litweb/upi.htm |
Intel | 03/08/1997 | 4.58 Kb | HTM | upi.htm |
| Microcontroller AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 Accelerates iAPX 286 Bus Performance Microprocessor Peripherals UPI-41A/41AH UPI-41A/41AH UPI-41A/41AH UPI-41A/41AH www.datasheetarchive.com/files/intel/design/periphrl/datashts/index-v1.htm |
Intel | 12/11/1997 | 11.79 Kb | HTM | index-v1.htm |
| Microcontroller AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 AP-281-UPI-452 Accelerates iAPX 286 Bus Performance Microprocessor Peripherals UPI-41A/41AH UPI-41A/41AH UPI-41A/41AH UPI-41A/41AH www.datasheetarchive.com/files/intel/design/periphrl/datashts/index-v3.htm |
Intel | 10/02/1998 | 11.79 Kb | HTM | index-v3.htm |
| #define M68TVMAGIC M68TVMAGIC M68TVMAGIC M68TVMAGIC 0211 #define B16MAGIC B16MAGIC B16MAGIC B16MAGIC 0502 #define BTVMAGIC 0503 #define IAPX16 0504 #define IAPX16TV 0505 #define IAPX20 0506 #define IAPX20TV 0507 #define X86MAGIC X86MAGIC X86MAGIC X86MAGIC 0510 #define XTVMAGIC 0511 #define I286SMAGIC 0512 #define I386MAGIC I386MAGIC I386MAGIC I386MAGIC 0514 #define MC68MAGIC MC68MAGIC MC68MAGIC MC68MAGIC 0520 #define MC68KWRMAGIC MC68KWRMAGIC MC68KWRMAGIC MC68KWRMAGIC 0520 /* 68K (shared with i286) */ #define I286LMAGIC 0522 /* i286 (shared with 68K) */ /* 0524 * reserved for NSC www.datasheetarchive.com/download/46713865-484035ZC/gnu_tsc.bz2 |
Motorola | 16/02/2000 | 22032.79 Kb | BZ2 | gnu_tsc.bz2 |
| and the 8086/iAPX86 BRE150/D BRE150/D BRE150/D BRE150/D M68000 M68000 M68000 M68000 vs. iAPX86 Benchmark Performance CPU16RM/AD CPU16RM/AD CPU16RM/AD CPU16RM/AD M68HC M68HC M68HC M68HC iAPX80186 Interface AN1014/D AN1014/D AN1014/D AN1014/D MC68606 MC68606 MC68606 MC68606 to MC68020 MC68020 MC68020 MC68020 Interface AN1091/D AN1091/D AN1091/D AN1091/D Low Skew Clock MotorolaÕs Video/Graphics Peripherals BRE263R1/D BRE263R1/D BRE263R1/D BRE263R1/D MC68230 MC68230 MC68230 MC68230 Technical Summary BRE286/D MC68184 MC68184 MC68184 MC68184 www.datasheetarchive.com/files/motorola/design-n/lit/html/br135a/micropro.htm |
Motorola | 25/11/1996 | 30.38 Kb | HTM | micropro.htm |