500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
HIGHEFFPMPDOCK-REF Texas Instruments High Efficiency Portable Media Player (PMP) Docking Station visit Texas Instruments
CD54HC175F3A Texas Instruments High Speed CMOS Logic Quad D-Type Flip-Flops with Reset 16-CDIP -55 to 125 visit Texas Instruments
CD54HCT175F3A Texas Instruments High Speed CMOS Logic Quad D-Type Flip-Flops with Reset 16-CDIP -55 to 125 visit Texas Instruments
CD74HC174MT Texas Instruments High Speed CMOS Logic Hex D-Type Flip-Flops with Reset 16-SOIC -55 to 125 visit Texas Instruments
CD74HC273M96G4 Texas Instruments High Speed CMOS Logic Octal D-Type Flip-Flops with Reset 20-SOIC -55 to 125 visit Texas Instruments
CD74HCT174E Texas Instruments High Speed CMOS Logic Hex D-Type Flip-Flop with Reset 16-PDIP -55 to 125 visit Texas Instruments Buy

high frequency flip flop

Catalog Datasheet MFG & Type PDF Document Tags

sr flip flop

Abstract: S-R flip flop clock connections for the SR Flip Flop. s ­ Input This input sets the output (to logic high `1'). The output , SR Flip Flop component supports the maximum device frequency. Component Changes Version 1.0 is , PSoC CreatorTM Component Datasheet ® SR Flip Flop 1.0 Features Clocked for safe use in synchronous circuits. Configurable width for array of SR Flip Flops. General Description The SR Flip Flop stores a digital value that can be set or reset. When to Use an SR Flip Flop Use the SR Flip Flop to
Cypress Semiconductor
Original

atmel 0748 A

Abstract: microcontroller based temperature control fan avr that a Flip Flop or logic gate transitions relative to its clock or data frequency. For example, if a Flip Flop transitions at Flip Flop clock frequency (F c), the duty cycle would be 1.0 or 100%. A more , Frequency Fc 50MHz Duty Cycle (Flip Flop output transitions/clock cycles) DC 0.3 X 3 , Clock Frequency Fc 12MHz Duty Cycle (Flip Flop output transitions/clock cycles) DC 0.4 , (not including Flip Flop) G 40K Data Frequency (typically 1/2Fc) Fd 6MHz Duty Cycle
Atmel
Original

RS flip flop cmos

Abstract: 8k x 8 sram design using flip flops clock or data frequency. For example, if a Flip Flop transitions at Flip Flop clock frequency (Fc , Flip Flop N 1500 Flip Flop Clock Frequency Fc 50MHz Duty Cycle (Flip Flop output , Variables Values Number of Gates (not including Flip Flop) G 60K Data Frequency (typically 1 , Values Number of Flip Flop N 1000 Flip Flop Clock Frequency Fc 12MHz Duty Cycle , Description Variables Values Number of Gates (not including Flip Flop) G 40K Data Frequency
Atmel
Original

T flip flop IC

Abstract: RS flip flop IC îilc l TjOao TT| a> ï DESCRIPTION - The '96 consists of five RS master/slave flip -flop s connec , and outputs to all flip -flop s are accessible, parallelin/p ara lle l-ou t o r serial-in/serial-out operation may be performed. All flip -flop s are sim ultaneously set to the LOW state by applying a low , input. The flip -flo p s may be independently set to the HIGH state by applying a high level voltage to , level. Since the flip -flop s are RS master/slave cir cuits, the proper inform ation must appear at the
-
OCR Scan

RS FLIP FLOP LAYOUT

Abstract: RS flip flop cmos high frequency operation of a circuit. One contact per cell between these supply lines and the , input/output D FLIP FLOP WITH RESET 1 1 O 1 DFFB - Oscillator buffers (interfacing with external , (reset) - Latch with S (set) - Latch with R - Latch with § - D Flip Flop - D Flip Flop with R (reset) - D Flip Flop with S (set) - D Flip Flop with R - D Flip Flop with S - D Flip Flop with R and S - D Flip Flop with R and S - D Flip Flop with 1 clock - JK Flip Flop - JK Flip Flop with R
-
OCR Scan

T flip flop IC

Abstract: T flip flop IC CMOS high, the signal present at A is stored in flip flop ( A ) . When C K BA changes from low to high, the , low, the inverted signal A, which was stored in flip flop (A ) as QA when S Ab was high, appears at B , A is stored in flip flop ( A ) . When S AB is held high and when C K ab changes from low to high , low, and the inverted sig nal B, which was stored in flip flop ( B ) as Q B when S BA was high , B is stored in flip flop ( B ) . W hen S BA is held high and C K BA changes from low to high, the
-
OCR Scan

RS flip flop IC

Abstract: T flip flop pin configuration t at A is stored in flip flop ( A ) . W h en C K BA changes from low to high, the signal p re se n t , stored in flip flop (A ) . W h en SAB is held high and w hen C K AB c h a n g e s from low to high, the , h en S BA goes low, the signal B, W hich w as stored In flip flop (B ) as Q B w hen SBA w as high , , the signal p resen t at B is stored in flip flop (B ) . W h e n SBA is held high and C K BA changes from low to high, th e signal pre se n t at B is stored in flip flop (B ) . At the s am e tim e, the
-
OCR Scan

RS flip flop IC

Abstract: transistor 6bn 2.5ju/1 METAL LAYER HIGH SPEED CMOS GATE ARRAYS (UP TO 25 MHz INTERNAL OPERATING FREQUENCY) Features , support strong current surges that may be required at high frequency operation of a circuit. One contact , cell library is given on Fig. 7. D FLIP FLOP WITH RESET DFFR a -o B- f* Q Data sheet of Bbrary , Flop D Flip Flop with R (reset) D Flip Flop with S> (set) D Flip Flop with R D Flip Flop with S D Flip Flop with R and S D Flip Flop with R and S D Flip Flop with 1 clock JK Flip Flop JK Flip Flop with R
-
OCR Scan
Abstract: new development, the MCFF (Memory Cell type Flip Flop) have realized operation at more than 5 GHz , L â'¢K G L 6020 6030 6040 6050 6060 NOR/OR Gate EXOR/NOR Gate Selector T Flip Flop D Flip Flop ABSOLUTE MAXIMUM RATINGS â'¢Power Supply Voltage. â'¢Voltage Applied to any , Gbps Clock Frequency 6050/60 5 GHz Input Voltage High V hi 0.8 V Input , EXOR/NOR KGL 6040 Selector Vb KGL 6020/6030/6040/6050/6060 KGL 6050 T Flip Flop Vcc -
OCR Scan

PO74G112A

Abstract: T flip flop pin configuration PO74G112A www.potatosemi.com DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET , NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET 74 Series Noise Cancellation GHz Logic Maximum Ratings , www.potatosemi.com DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET 74 Series Noise , DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET 74 Series Noise Cancellation GHz , J-K FLIP FLOP WITH CLEAR AND PRESET 74 Series Noise Cancellation GHz Logic Packaging Mechanical
Potato Semiconductor
Original
T flip flop pin configuration JK flip flop IC diagram 750MH 5000-VH A114-A 200-VM A115-A PO74G112ASU

t flip flop

Abstract: COOLRUNNER-II 7 segment family. Introduction Time and Frequency High speed CPLDs have changed roles substantially in today , viewpoint on a digital device. Flip flop switching speed is typically limited by the sum of setup time (TSU , the expression: FMAX = 1/(TSU + TCO) This is a bare flip flop. In the programmable logic world, it would be frequently burdened by an adder (for routing a signal to the flip flop) which is typically , TCO is typically a flip flop specific "hard" specification, so much of the speed optimization for
Xilinx
Original
XAPP379 XAPP375 XAPP376 XAPP377 XAPP378 t flip flop COOLRUNNER-II 7 segment verilog code for johnson counter Abel code for johnson counter FLIP FLOP toggle

asynchronous 4bit up down counter using jk flip flop

Abstract: counter 74168 13 (3) 138 LJKF J-K flip flop with set/reset and LSSD 15 (3) Fix gates 139 HFX Fixed high level , D-type latch 3 (2) 93 L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F113 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with set
-
OCR Scan
asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu MSM70V000 MSM-71V000 MSM72V000 MSM73V000 MSM74V000 MSM79V000

circuit diagram of 64-1 multiplexer

Abstract: XAPP224 work as previously described. If the flip flop does not see the zero, and remains High, then B = 1 and C = D = E = 0, (i.e., case 2,) and again all will work properly. Finally, the flip flop could briefly enter a metastable state. If this occurs, then the second synchronizing flip flop will still , _03_091800 Figure 3: Input Stage The first flip flop is clocked by the rising edge of the clock described as time domain A. The second flip flop is clocked by the rising edge CLK90 (time domain B); the third flip flop
Xilinx
Original
XAPP224 circuit diagram of 64-1 multiplexer AND483 X224 circuit diagram of 16-1 multiplexer design logic

1 bit full adder with carry

Abstract: 1-Bit full adder wide Aluminium lines able to support strong current surges that maybe required at high frequency , Latch with S - D Flip Flop - D Flip Flop with R (reset) \ - D Flip Flop with S (set) - D Flip Flop with R _ - D Flip Flop with S - D Flip Flop with R and S - D Flip Flop with R and S - D Flip Flop with 1 clock JK Flip JK Flip JK Flip JK Flip JK Flip JK Flip JK Flip Flop Flop with Flop with Flop with Flop , MACROCELL Sequential Logic Functions (cont'd) - Toggle Flip Flop with asynchronous parallel load Interface
-
OCR Scan
1 bit full adder with carry 1-Bit full adder 1d1200a RS flip flop cmos 0250-MA 0400-MA 0800-MA MIL883B

RS flip flop IC

Abstract: internal structure of ic 4017 wide Aluminium lines able to support strong current surges that may be required at high frequency ope , Latch with 5 - D Flip Flop - D Flip Flop with R {reset) - D Flip Flop with S(set) - D Flip Flop with R - D Flip Flop with S - D Flip Flop with R and S - D Flip Flop with R and S - D Flip Flop with 1 clock - JK Flip Flop - JK Flip Flop with R (reset) · JK Flip Flop with S (set) - JK Flip Flop with R - JK Flip Flop with S - JK Flip Flop with S and R - JK Flip Flop with S and R - RS Flip Flop with NAND - RS
-
OCR Scan
RS flip flop IC internal structure of ic 4017 4017 equivalent toggle type flip flop ic RS FLIP FLOP LAYOUT hc 7400 0250-M 0400-M 0800-M

counter 74168

Abstract: 3-8 decoder 74138 3 (2) 93 L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F1 13 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with set 7 (3) 102 DF 1 D-type flip flop with set/reset 8 (3) 103 F121 D-type flip flop 6 (4) 104 F125 D-type
-
OCR Scan
counter 74169 74183 adder 74169 binary counter 74381 alu 74175 flip flops flip flop 74379 MSM75V000 MSM-76V000 MSM77V000 MSM78V000

high frequency flip flop

Abstract: ami 0.6 micron Description A high speed, low-power positive edge triggered D flip flop. Limited voltage swing is , 0.6 micron CMOS C6H Differential D Flip Flop with set Features · limited voltage swing · useful , outputs. Useful for frequency synthesis circuits. Requires a voltage reference. VDD Q Differential Flip Flop clk clkf VREF Qf VSS PIN DESCRIPTION NAME Din Dinf clk clkf set , current consumption ftog Toggle frequency Setup time worst case models tHOLD Hold time
AMI Semiconductor
Original
CMLDF021 high frequency flip flop ami 0.6 micron

6120* PDP-8 microprocessor

Abstract: tda 7560 4 x 35 W references. Also, while CTRLFF Is set, the INTGNT line Is held high but the interrupt grant flip flop Is not , of the internal RUNHLT flip flop on the positive transition of the RUN/HTr line. 0 6 RUN Low This , -bit flip flop that serves as a high-order extension of the AC. It is used as a carry flip flop for 2 , modified. RUN/HLT The RUN/HLT line changes the state of the RUNHLT flip flop. This flip flop Isjnltlally , not cause the RUNHLT flip flop to be cleared, but causes entry Into panel mode with the HLTFLG set
-
OCR Scan
HD-6120 HD-6101 6120* PDP-8 microprocessor tda 7560 4 x 35 W TDA 7240 amplifier Tda 6275 harris dx10 dxbus 12-BIT HD-6121 HM-6100 HD-6431

74139 for bcd to excess 3 code

Abstract: design a bcd counter using jk flip flop L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F113 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with sit 7 (3) 102 DF1 D-type flip flop with set /reset 8 (3) 103 F121 D-type flip flop 6 (4) 104 F125 D-type flip flop with
-
OCR Scan
74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 alu 74381 jk flip flop to d flip flop conversion MSM70H000 MSM-71H000 MSM72H000 MSM73H000 MSM74H000 MSM79H000
Abstract: 0.6 micron CMOS C6H Differential D Flip Flop Features · limited voltage swing · useful for low noise applications · positive edge triggered VDD Din Dinf Description A high speed, low-power positive edge triggered D flip flop. Limited voltage swing is implemented to reduce power consumption and noise transients characteristic of common CMOS rail-to-rail outputs. Useful for frequency synthesis circuits. Requires a voltage reference. Q Differential Flip Flop clk clkf VREF -
Original
CMLDF001
Showing first 20 results.