NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: 540Mbps SMPTE292M SMPTE292M - HD-SDI 1.485Gbps SMPTE372M SMPTE372M dual link HD-SDI 2.97Gbps SMPTE 259M SDI - 143 to 360Mbps SMPTE424M SMPTE424M dual speed HD-SDI - 2.97Gbps Internal input , making it ready for possible standardisation of a "triple speed" HD-SDI link for high frame rate 1080p , EqcoLogic NV Engineering Shortform Open your EyesTM EQCO4500LD EQCO4500LD Dual Video Cable Driver , * EQCO4500LD EQCO4500LD SDO2p RSET Bandgap Ref Output Driver 1 SDIp Input Differential Pair Output ... | Original |
2 pages, |
3G-SDI 540MBPS EQCO4500LD differential high speed driver QFN SMPTE-292M Eqcologic SMPTE372M SMPTE292M hd-SDI SMPTE-424M hd-SDI driver EQCO4500LD abstract |
|
|||
| Abstract: HD-SDI 1.485Gbps SMPTE372M SMPTE372M dual link HD-SDI 2.97Gbps SMPTE 259M SDI - 143 to 360Mbps SMPTE424M SMPTE424M dual speed HD-SDI - 2.97Gbps Internal input termination for low , making it ready for possible standardisation of a "triple speed" HD-SDI link for high frame rate 1080p , Driver SDOp SDOn CD* Carrier Detect CLI The EQCO4500CE EQCO4500CE is a high speed integrated ... | Original |
2 pages, |
SMPTE372M SMPTE292M SMPTE 1080p Eqcologic 3G-SDI HD-SDI hd-SDI driver 3g phone CIRCUIT diagram SMPTE-424M EQCO4500CE EQCO4500CE abstract |
|
|||
| Abstract: Serializer / Cable Driver Synchronized Video HD-SDI SDO DATA 1.485Gb/s R HD or SDI-SDI Frame , HD-SDI 1.485Gb/s 74.25MHz 20 74.25MHz LF4460 LF4460 D PCLK WCLK RCLK F_sync WCLR , a tiny footprint. 24 Reference Video HD-SDI 1.485Gb/s SDI Reclocking Deserializer , (1080i/720p/480i) Level Control / A/D Video Memory SDI Serializer HD-SDI Sync , (1024x768) RGB (8,8,8) 65MHz LCD Driver LF4430 LF4430 D 23-0 PCLK WCLK RCLK F_sync WCLR 24 ... | Original |
2 pages, |
LF4460 LF3324 LF3312 hd-SDI deserializer LF44xx HD-SDI hd-SDI driver datasheet abstract |
|
|||
| Abstract: protocol support with 143 Mbps to 1.485 Gbps data rates HD-SDI - SMPTE 292M (1.4835 Gbps NTSC, 1.485 Gbps , mission critical applications - Video distribution/multicasting . and more! SDI, HD-SDI, and DVB are , includes a data scrambling algorithm for SDI and HD-SDI that is not easily transported over a standard , Datasheet HD-SDI: The new MRV digital video SFPs offer a direct and affordable solution to the problems of digital video optical transport. They allow the transport of SDI, HD-SDI, or DVB ASI component ... | Original |
5 pages, |
VIDEO SFP 486i BNC connector 50 ohm digital cross connect 1035-I video sdi repeater SFP-CXDV-RX27 video driver digital video transmitter 1080sF Hdsdi hd-SDI datasheet abstract |
|
|||
| Abstract: 1. HD-SDI Application Block Diagram IP core CLK CLK 10 Data 20 Cable Driver , Associated Application Notes: None Clocking Options When Using HOTLink IITM Devices in HD-SDI Video , when using the HOTLink II device. This application note focuses on HD-SDI applications at the 1.485 , application note focuses on HD-SDI applications at the 1.485 Gbps data rate, but can equally be applied in SDand HD-SDI 1.485/1.001 Gbps environments by simply substituting the appropriate frequency for REFCLK ... | Original |
7 pages, |
CYV15G0403DXB CYV15G0401DXB hd-SDI AN4059 hd-SDI driver AN4059 abstract |
|
|||
| Abstract: Dual Link (HD-SDI) Converter 10-bit HD-SDI GS2962 GS2962 Link A HV F/PCLK EQ GS2974 GS2974 3G-SDI GS2960 GS2960 HV F/PCLK 10-bit HD-SDI GS2962 GS2962 · Application: Dual Link (HD-SDI) to Single Link (3G-SDI) Converter HD-SDI Link A HD-SDI Deserializer GS2960 GS2960 HD-SDI Link B 1.2V digital core , HD-SDI Deserializer GS2960 GS2960 · -20ºC to +85ºC operating temperature range · W 3G-SDI R , B), SMPTE 424M, SMPTE 292M, SMPTE 259M-C 259M-C and DVB-ASI · Integrated Cable Driver · ... | Original |
4 pages, |
smpte 425M 424M 425M GS2960 GS4910 hd-SDI hd-SDI driver sdi converter SDI scrambler SMPTE 1080p 10bit FIFO 352M smpte 424m converter GS2974 GS2962 259M-C GS2962 abstract |
|
|||
| Abstract: Audio Clock Generator HD-SDI Input Equalizer Relocking Deserializer Embedded Audio Mux/Demux Serializer Cable Driver HD-SDI Output A complete SDI solution: Embedded Audio with , support 16 channels. They support an audio sample rate of 48kHz, SDI at 270Mb/s and HD-SDI at 1.485 or , complete solution for sending, receiving, and reference locking both HD-SDI and SD-SDI signals. About ... | Original |
2 pages, |
HD 2006 GS1503 GS4911 GS9023A 299M HD-SDI SDI SERIALIZER gennum hd-SDI deserializer sdi gennum hd-SDI driver 272M-C smpte 299M 272M-A GS1503 abstract |
|
|||
| Abstract: 72 M21151V M21151V - 144 x 144 Crosspoint SDO HD-SDI or SD-SDI CLOCK & DATA RECOVERY W/ BYPASS , M21260 M21260 - 4 x 4 M21111 M21111 - 17 x 17 Crosspoint FPGA 10 HD-SDI or SD-SDI Deserializers 10 , 1600Mbps) [RoHS compliant package] · SD/HD-SDI processing gear www.mindspeed.com/salesoffices General , Video Co-axial Cable Driver The M21218 M21218 is a next generation high performance analog SD/HD video co-axial cable driver solution that is pin-to-pin, electrically, and functionally compatible with existing ... | Original |
2 pages, |
M21262 M21250 M21218 M21214 M21212 HD 2006 Next Generation HD 2006 GS1528 hd-SDI driver M21218 abstract |
|
|||
| Abstract: Application: Dual Link (HD-SDI) to Single Link (3G-SDI) Converter Operation at 2.97Gb/s, 2.97/1.001Gb/s, 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s HD-SDI Link A Supports SMPTE 425M (Level A and Level B , noise VCO · W GS2960A GS2960A HD-SDI Deserializer Optional conversion from SMPTE 425M Level B to , : Single Link (3G-SDI) to Dual Link (HD-SDI) Converter 10-bit HD-SDI GS2962 GS2962 Link A HV F/PCLK GS2960A GS2960A HV F/PCLK 10-bit HD-SDI GS2962 GS2962 GS2960A GS2960A 3Gb/s, HD, SD SDI Receiver complete with ... | Original |
3 pages, |
TIM861 424M GS4910 352M ic 8870 SD-10 sdi converter HD-SDI hd-SDI driver GS2962 hd-SDI deserializer smpte 425M level b GS2960A 425M smpte 425M GS2960A abstract |
|
|||
| Abstract: : Single Link (3G-SDI) to Dual Link (HD-SDI) Converter 10-bit HD-SDI GS2962 GS2962 Link A HV F/PCLK GS2961A GS2961A 3G-SDI 150m at 2.97Gb/s HV F/PCLK 10-bit HD-SDI GS2962 GS2962 250m at 1.485Gb/s , conversion from SMPTE 425M Level B to Level A for 1080p 50/60 4:2:2 10-bit HD-SDI Link A Parallel data bus selectable as either 20-bit or 10-bit HD-SDI Link B · Application: Dual Link (HD-SDI) to Single Link (3G-SDI) Converter HD-SDI Deserializer GS2961A GS2961A Comprehensive error detection and ... | Original |
4 pages, |
TIM861 424M 425M GS4910 hd-SDI hd-SDI deserializer smpte 425M "ADAPTIVE EQUALIZER" DE-SCRAMBLE GS2962 sdi converter GS2961 GS2960A GS2961A 259M-C GS2961A abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| _hdsdi_tx.v // // SMPTE 292M-1998 292M-1998 292M-1998 292M-1998 HD-SDI Tx reference design for the Xilinx SDV demo board _tx // //- /* Description of module: This reference design implements a HD-SDI transmitter for the Xilinx SDV demo board transmitted SW[2:1]: 00 = RP219 RP219 RP219 RP219 color bars, X1 = RP198 RP198 RP198 RP198 HD-SDI checkfield, 10 = 75% color bars SW3 & SW4 detect a CRC error. If the HD-SDI checkfield is being sent, there are no CRCs, so this button forces a reception error in the HD-SDI receiver www.datasheetarchive.com/download/72452944-996024ZC/xapp680.zip (sdv_hdsdi_tx.v) |
Xilinx | 07/01/2004 | 92.02 Kb | ZIP | xapp680.zip |
| _hdsdi_tx.vhd - - SMPTE 292M-1998 292M-1998 292M-1998 292M-1998 HD-SDI Tx reference design for the Xilinx SDV demo board _tx - - - - Description of module: - - This reference design implements a HD-SDI transmitter for the Xilinx SDV demo selects which video pattern is transmitted - SW1: 0 = RP219 RP219 RP219 RP219 color bars, 1 = RP198 RP198 RP198 RP198 HD-SDI checkfield value sent by the transmitter. This should cause - the receiver to detect a CRC error. If the HD-SDI checkfield is being sent, - there are no CRCs, so this button forces a reception error in the HD-SDI www.datasheetarchive.com/download/72452944-996024ZC/xapp680.zip (sdv_hdsdi_tx.vhd) |
Xilinx | 07/01/2004 | 92.02 Kb | ZIP | xapp680.zip |
| _hdsdi_rx.vhd - - SMPTE 292M-1998 292M-1998 292M-1998 292M-1998 HD-SDI Rx reference design for the Xilinx SDV demo board _rx_autorate - - - - Description of module: - - This reference design implements a HD-SDI receiver for the Xilinx SDV demo -flops that drive the error LEDs. - - The LEDs on the SDV board are used as follows: - - HD-SDI bit rate: The LED above the MR-Rx BNC connector indicates bit rate of - the HD-SDI bitstream. If this LED TRS indicate - a corrupted XYZ word. LN errors occur when the line number generated by the - HD-SDI www.datasheetarchive.com/download/91397821-996025ZC/xapp681.zip (sdv_hdsdi_rx.vhd) |
Xilinx | 09/01/2004 | 89.65 Kb | ZIP | xapp681.zip |
| _hdsdi_rx.v // // SMPTE 292M-1998 292M-1998 292M-1998 292M-1998 HD-SDI Rx reference design for the Xilinx SDV demo board _rx_autorate // //- /* Description of module: This reference design implements a HD-SDI receiver for the Xilinx SDV demo board LEDs on the SDV board are used as follows: HD-SDI bit rate: The LED above the MR-Rx BNC connector indicates bit rate of the HD-SDI bitstream. If this LED is off, the bit rate is 1.485/1.001 Gbps. If this corrupted XYZ word. LN errors occur when the line number generated by the HD-SDI receiver does not match www.datasheetarchive.com/download/91397821-996025ZC/xapp681.zip (sdv_hdsdi_rx.v) |
Xilinx | 09/01/2004 | 89.65 Kb | ZIP | xapp681.zip |
| HD-SDI and SD-SDI SW0: 1 = SD-SDI (270 Mbps), 0 = HD-SDI (1.485/1.001 Gbps) SW1 & SW2 select which video pattern is transmitted HD: SW[2:1]: 00 = RP219 RP219 RP219 RP219 color bars, X1 = HD-SDI checkfield, 10 = 75 // HD-SDI VCXO hdsdi_vcxo_up, hdsdi_vcxo_down, // SDI 270MHz VCO sdi compliant with SDI or HD-SDI slew rates. // OBUF_LVDCI_33 MRTX2_SLEW (.I(GND), .O(mr_tx2_slewrate HD-SDI // or SD-SDI mode. In order to protect against metastable conditions, this // signal is www.datasheetarchive.com/download/58955026-996027ZC/xapp683.zip (sdv_multi_sdi_tx.v) |
Xilinx | 15/03/2004 | 67.57 Kb | ZIP | xapp683.zip |
| . - - - - Description of module: - - This reference design implements a HD-SDI receiver for the Xilinx SDV demo signal - - hd_sd: ON = HD-SDI, OFF = SD-SDI - - hd_rate: ON = 74.25 MHz, OFF = 74 errors or HD-SDI CRC errors. - This LED is cleared by pushbutton SW3 _logic; ics660_clk_in: in std_logic; - HD-SDI reference clock from ICS660 ICS660 ICS660 ICS660 - HD-SDI VCXO hdsdi_vcxo_up: out std_logic; hdsdi_vcxo_down: out std www.datasheetarchive.com/download/58948463-996028ZC/xapp684.zip (sdv_multi_sdi_rx_v1.vhd) |
Xilinx | 22/09/2004 | 2253.89 Kb | ZIP | xapp684.zip |
| . - - - - Description of module: - - This reference design implements a HD-SDI receiver for the Xilinx SDV demo signal - - hd_sd: ON = HD-SDI, OFF = SD-SDI - - hd_rate: ON = 74.25 MHz, OFF = 74 errors or HD-SDI CRC errors. - This LED is cleared by pushbutton SW3 _logic; ics660_clk_in: in std_logic; - HD-SDI reference clock from ICS660 ICS660 ICS660 ICS660 - HD-SDI VCXO hdsdi_vcxo_up: out std_logic; hdsdi_vcxo_down: out std www.datasheetarchive.com/download/58948463-996028ZC/xapp684.zip (sdv_multi_sdi_rx_v2.vhd) |
Xilinx | 22/09/2004 | 2253.89 Kb | ZIP | xapp684.zip |
| . // //- /* Description of module: This reference design implements a HD-SDI receiver for the Xilinx SDV demo board : std_locked: ON when video format detector is locked to video signal hd_sd: ON = HD-SDI err_led: ON indicates detection of SD-SDI EDH errors or HD-SDI CRC errors. This LED is _54M_n, ics660_clk_in, // HD-SDI reference clock from ICS660 ICS660 ICS660 ICS660 ics660_s, ics660 _asi_led, // Outputs unused in this demo but required to be driven for SDV Demo board // HD-SDI VCXO www.datasheetarchive.com/download/58948463-996028ZC/xapp684.zip (sdv_multi_sdi_rx_v1.v) |
Xilinx | 22/09/2004 | 2253.89 Kb | ZIP | xapp684.zip |
| . // //- /* Description of module: This reference design implements a HD-SDI receiver for the Xilinx SDV demo board : std_locked: ON when video format detector is locked to video signal hd_sd: ON = HD-SDI err_led: ON indicates detection of SD-SDI EDH errors or HD-SDI CRC errors. This LED is _54M_n, ics660_clk_in, // HD-SDI reference clock from ICS660 ICS660 ICS660 ICS660 ics660_s, ics660 _asi_led, // Outputs unused in this demo but required to be driven for SDV Demo board // HD-SDI VCXO www.datasheetarchive.com/download/58948463-996028ZC/xapp684.zip (sdv_multi_sdi_rx_v2.v) |
Xilinx | 22/09/2004 | 2253.89 Kb | ZIP | xapp684.zip |
| file transfers, setup, and remote monitoring and system management. Component Highlights * HD SDI In/Out - Automatic rate selection to recognize and automatically adjust to data rates and provides parallel output. Serializes the parallel data and uses integrated cable driver to transmit data driver to transmit data over coaxial cables. * Control Interface ? Easy-touse, low-cost interface to www.datasheetarchive.com/files/national/diagra19.htm |
National | 27/02/2004 | 8.14 Kb | HTM | diagra19.htm |