500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DC392A-A Linear Technology LTC1628 or LTC3728 Evaluation Kit visit Linear Technology - Now Part of Analog Devices
DC392A-C Linear Technology LTC1628 or LTC3728 Evaluation Kit visit Linear Technology - Now Part of Analog Devices
DC392A-B Linear Technology LTC1628 or LTC3728 Evaluation Kit visit Linear Technology - Now Part of Analog Devices
LF198AJ8 Linear Technology IC SAMPLE AND HOLD AMPLIFIER, CDIP8, Sample and Hold Circuit visit Linear Technology - Now Part of Analog Devices
LF198S Linear Technology IC SAMPLE AND HOLD AMPLIFIER, PDSO, Sample and Hold Circuit visit Linear Technology - Now Part of Analog Devices
LF198AS Linear Technology IC SAMPLE AND HOLD AMPLIFIER, PDSO, Sample and Hold Circuit visit Linear Technology - Now Part of Analog Devices

gate count

Catalog Datasheet MFG & Type PDF Document Tags

MN56020

Abstract: QFP40 . Gate count Maximum signal Pin count Supply pins DIP SDIP Input Output Total 53003 315 42 42 42 2 53005 , ,64, 84,100,124 2048 15 (typ.) MN55040 4096 Memory size Memory access time Gate count Maximum , -5 5 - Panaionie ASICs ·M N56000 Series Type No. Gate countN r,tpl) Internal cell count N ° , (Sea-of-Gate) Series Name Nominal raw gate count Nolel> Internal raw cell count Note2> Utilizable gate count N , count Nole5> Internal raw cell count Utilizable gate count N °,e7> Input Maximum signal Output Pin count
-
OCR Scan
MN56020 QFP40 MN56030 mn53000 mn5504 QFP-40 MN53000 MN55000 MN56000 MN56A00 MN56E00 MN56B00

digital clock using logic gates

Abstract: specifications of and logic gates , using LSI Logic's LCA300K family of standard "sea-of-gates" gate arrays as a reference. Gate Count Specifications Tables 1 and 2 show the features, including gate count specifications, for APEX 20K devices , used entirely for memory functions. Typical Gate Count Typical gate count is the capacity metric indicating the gate array size that can be implemented in an APEX 20K device. Typical gate count assumes , embedded array are used for both memory and logic functions. Maximum System Gate Count Maximum
Altera
Original
EP20K100E EP20K100 EP20K160E EP20K200E EP20K200 EP20K300E digital clock using logic gates specifications of and logic gates digital clock using gates datasheets of the basic logic gates or gates 8 bit XOR Gates EP20K60E

LZ98B000

Abstract: 000GATES 200k Available Gate Count Standard Type (Available for Short Turnaround Time Delivery*1) Gate count LZ93 series Delay time Internal gate Input buffer Output buffer Supply voltage 1.7 ns/gate(Vcc=5 V , to te s t sa m p le ) GATE ARRAYS AND CELL-BASED ICs High-Speed Type Gata count Model No. I/O buffer Low-Voltage Type Gate count LZ96 series 315 gates Model No. LZ96300 I/O buffer 46 1 , Sea-of-Gate Type Gate count * 3 Model No. LZ98B000 I/O suffer 96 LZ98 series Delay time Internal gate
-
OCR Scan
000GATES LZ931000 LZ93600 LZ93300 LZ96650 LZ961170 LZ962000

LZ08

Abstract: LZ95 30k 50k 100k 200k Available Gate Count Standard Type (Available for Short Turnaround Tim e D elivery*1) Gate count Model No. I/O buffer LZ93 series Delay time Internal gate Input , ARRAYS AND CELL-BASED ICs High-Speed Type Gate count Model No. I/O buffer LZ95 aeries 1 1.2 ns , (Vcc=5 V, C l=20 pF) 2.0 to 5.5 V Low-Voltage Type Gate count Model No. I/O buffer LZ96 series , 13 000 gates LZ9813000 142 16 000 gates LZ9816000 - 134 Gate count*4
-
OCR Scan
LZ08 LZ95 LZ932200 LZ9G750 LZ9G7000 LZ9G9800 LZ9G11000 LZ9G17000

HS173

Abstract: KCC CL-30 chips with high gate count/pads from 770/68 to 24,020/272. These chips can replace not only CMOS logics , HG62E33 Gate count 770 1162 1515 2178 3297 Max. pad count 68 80 86 102 120 Package type and max , Gate count 4309 5821 7488 10076 13015 18176 24020 Max. pad count 100 118 138 162 190 230 272 , CELL LIBRARY 1. Input/Output Buffers Macrocell Equivalent Gate Count Normalized Load Factor Clamp , Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Symbol No. Delay Function
-
OCR Scan
HG62E HS173 KCC CL-30 HG62E11 HS153 TTL 74 series HS153 sn j ADE-206-001 ADE-206-001C

Huffman

Abstract: variable length decoder technology. Architecture · The ISI-300 architecture achieves high performance, flexibility and low gate count. · The architecture balances gate count and speed to achieve optimum design. It is implemented , simple and similar to a memory read/write · Low gate count · High performance 10914 Corte
Innovative Semiconductors
Original
Huffman variable length decoder block diagram of 2 to 4 decoder H261 H263 H264

SJK 16.000

Abstract: N03P Sea-of-gate structure On-chip CMOS Z80 CPU core Total gate count and I/O buflers LZ9C series Total gate count , 32000 178 * Usable gate count should be 60 percent of total gates. Delay time: 0.6ns/gate (F.O. = 3 , . 8. 9. LZ9C Series Lineup Model No. Total gate count Usable gate count I/O buffers Process , NOR gate NOR gate NOR gate POWER NOR gate POWER NOR gate POWER NOR gate Gate count 1 1 2 2 3 1 2 4 , 2-input EXCLUSIVE NOR Function Gate count 3 3 2 2 2 2 3 2 3 4 5 6 7 4 5 7 5 7 7 2 2 3 3 4 7 4
-
OCR Scan
SJK 16.000 N03P A05-2 Structure of D flip-flop nand gate layout SJK 10.000 LZ9C3500 LZ9C10000 LZ9C16000 LZ9C26000 LZ9C32000 82C37

MN53000

Abstract: ASIC # MN56A00 Series (Sea-of-Gate) Type No. Nominal raw gate count'*'" u Internal raw cell count 1 '' "" - " 1 Utilizable gate count`Note3) M axim um signal pin count Input Output Total Supply , FP Ì J # MN56E00 Series (Sea-of-Gate) Type No. Nominal raw gate count'"'1' 11 Internal raw cell countNoK2) Utilizable gate countNote3) M axim um signal Pin count Input Output Total Supply pinsN , . Sq. Rec. 84 48, 68 - j QFH Note 1) Nominal gate count: Converted gate numbers as 2 input
-
OCR Scan
MN56A25 MN56A34 MN56A45 MN56A57 MN56A69 MN56E02

MN56030

Abstract: MN56020 countN o ,< 2) Usable gate countN olt' 3) Maximum signal pin count Supply pinsN '),e4* Internal gate , gate countNotel) Internal array cell count '-0" '2> Usable gate countN `'" !l Maximum signal pin count , (Channel Type) Type No. Nominal gate count"0" 1 1 Internal cell countN ote2) Maximum signal pin count , 8 ,1 6 0 8 0 ,1 0 0 8 0 ,1 0 0 - Q FP QFH Note 1) Nominal array gate count: No. of internal cells refrred to 2-input NAND gate as is 1 gate. Note 2) Internal array cell count, Internal cell count
-
OCR Scan
MN56050 LSI CMOS GATE ARRAY I/MN56050 64-QFP 84-QFP MN56E03 MN56E06 124-Q 128-QFP

LSI CMOS GATE ARRAY

Abstract: signal pin count Total built-in PAD count Recommended power supply pin countN °l14 1 Internal gate delay , ) Nominal array gate count: Internal cell count refened to 2-input NAND. (1 B.C. = 1 .5 Gate) Note 2 , gate array macro-cell table" of MN5AA000 series. Note 3) Usable gate count: Rough estimation of available maximum array gate count in the circuit that does not include ROM/RAM function block. It is assumed that 40% of incorporated gate count is usable. Note 4) Recommended power supply pin count: Differ
-
OCR Scan
MNT7C000 MN5AA003 MN5AA005 MN5AA010 MN5AA017 MN5AA020

MN5B

Abstract: load cell cmos ) Nominal gate count: Converted to 2 input NAND from internal cell count. (1 B.C. = 1 .5 Gate) Note 3) Utilizable gate count: Rough estimate of raw available maximum gate count in the circuit does not include ROM/RAM function block. As for the available percentage of 2-layer/3-layer wiring type for gate count, it , -layer wiring 3-layer wiring Internal raw cell countNote l) Nom inal raw gate countNote2) Utilizable gate c o u n t* * 3) 2-layer wiring 3-layer wiring Input M axim um signal pin count O utput Total Total
-
OCR Scan
MN5B load cell cmos MN5BA000/MN5BC000 MN5BA120 MN5BC120 MN5BA260 MN5BC260 MN5BA430

BC 148 L

Abstract: ) Utilizable gate countNoK3) M aximum signal pin count 2-layer wiring Input O utput Total Total built-in PAD , "CMOS gate array m acro-cell table" of M N5AA000 series Note 2) Nominal gate count: Converted to 2 input NAND from internal cell count. (1 B.C. = 1 .5 Gate) Note 3) Utilizable gate count: Rough estim ate of raw available maximum gate count in the circuit does not include ROM/RAM function block. As for the available percentage of 2-layer/3-layer wiring type for gate count, it assumes that the form er is 40% and
-
OCR Scan
BC 148 L MN5AA030 MN5AA040 MN5AA060 MN5AA090 MN5AA120 MN5AA180

82c51

Abstract: 74HC00 series Total gate count I/O pin count CPU Core Operating frequency Process Internal gate Delay time Input buffer Output buffer Input level Usable gate count Supply current Supply voltage Package 3 500 96 , ) * 1 Som e types of packages are unusable d ep ending on the pin or gate count. Q FJ=P LC C 27 , SINGLE-CHIP SYSTEMS (CPU CORES) Gate Array with Built-in CPU Core In a d d itio n to c o n v e , · S hort developm ent time with gate array systems (Custom logic section consists of channel-free
-
OCR Scan
74HC00 74HC191 82c51 74hc xor gate 74HCxx 82CXX 82C50 82C51 82C54 82C55 82C59

LZ9G5100

Abstract: * 300 500 1k 3k 5k 10k 30k 50k 100k 200k 400k Available Gate Count Low-Power, High-density Type Available gate count"1 LZ9K series S internal gate Input buffer Output buffer , ) 2.0 to 3.6 - 40 to 85 * 1 Usable gates should be 40% of the gate count (2-layer wiring). (Actual , ("C ) * 2 Usable gates should be 40% of the gate count (2-layer wiring). (Actual usable gates may , 40% of the gate count (2-layer wiring). (Actual usable gates may vary according to the used cell and
-
OCR Scan
LZ9G5100 LZ9K50000 LZ9K75000 LZ9K100000 LZ9K125000 LZ9K200000 LZ9K250000

C0801

Abstract: B0701 technology. This series has six master chips with wide range of gate count of 448 to 2560, and of I/O , HG61H20 AHG61H25 Gate count 448 660 968 1560 2010 2560 I/O count (max) 54 66 80 84 96 108 RAM on chip , Equivalent Circuit Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Delay , - Macrocell Function Macro Function Name Equivalent Circuit Equivalent Gate Count Normalized Load Factor , Macrocell Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Delay Function
-
OCR Scan
HG61H HG61H06 HG61H09 HG61H15 C0801 B0701 s0701 J0501 Q0601 DP-28 DP-40 DP-64 FP-64 FP-80

ATF280

Abstract: 4066c ® ATF280 Re-programmable SEU-hardened FPGAs For low gate count designs, the space market trends towards , gate count of its product line while keeping the main advantages: rad-hard by design, in-system , 130 Gate count (Kgates) 40 5962-0325001QXC MQFPF160 130 40 -55 to +125°C QML Q , design his application without using time-consuming mitigation techniques that can triple FPGA gate count, thus saving expensive development resources and FPGA cost. Specifically designed for
Atmel
Original
4066c MQFP352 ATF280E 0.18 um CMOS Process MQFPF256 4066C-AERO-07 07/09/2M

HG62G

Abstract: HG62G027 . Therefore, the actual gate count depend s on the log ic circu it. T able 3 show s approximate gate counts , pull-down tp ih frs) Equiv. Circuit Clamp Equiv. Level when Gate Count LV Open Symbol Sym , Totempole output 0T1 V ccâ'" â'" Sym­ bol No. 3 Equiv. Gate Count Clamp Level when , output. Equiv. Gate Count Sym­ bol No. In­ put Name Out­ put Name *olh , Equiv. Level Gate when Count LV Open Refer to equivalent circuit of three-state output. 5
-
OCR Scan
HG62G HG62G027 HG62G019 KZL 99 0/ICE2qs01 equivalent E-206-009A HG62S DE-206-009A

verilog code for MII phy interface

Abstract: : MAC Core modules HOST D Rx Control and 9; RMON MIB 2; and dot 3 Ethernet MIB · Low gate count · Designed to allow gate count to be Control/ Status Host Interface Clocks & Resets , Overview The PE-MSTAT from Alcatel Corporation is a low gate count, register based, statistics gathering , Application Note widths, and complete removal of counters for decreasing gate module gate count for , generates a Receive Statistics Vector PE-MSTAT and their widths (and hence the gate count) to which
Mentor Graphics
Original
verilog code for MII phy interface PD-59018 001-FO

yuv to rgb Verilog

Abstract: rgb yuv Verilog %) IOB flip-flops 15 Number of GCLKs 1 out of 16 (6%) Total equivalent gate count for design 3,487 Additional JTAG gate count for IOBs 3,264 Timing Summary Minimum period Minimum , GCLKs 1 out of 16 (6%) Total equivalent gate count for design 328,655 Additional JTAG gate , 18s 5 out of 40 (12%) Number of GCLKs 1 out of 16 (6%) Total equivalent gate count for design 23,168 Additional JTAG gate count for IOBs 3,264 Timing Summary Minimum period
Xilinx
Original
XAPP283 yuv to rgb Verilog rgb yuv Verilog 16 bit multiplier VERILOG color space converter verilog 4 bit multiplier VERILOG

HG62G

Abstract: HG51BS ASICs Cell-Based ICs HG51 Series Product Process Maximum raw gate count Supply voltage Operating , planning ASICs HG71C Series Process Supply voltage Maximum raw gate count Chip size Cells 0.8 fim , ASICs HG72C Series Process Supply voltage Maximum raw gate count Chip size Cells 0.5 fim CMOS 2/3 AL , (1W-1R) Embedded function array HG72E Product Process Delay time Power consumption Usable gate count , ) (Preliminary) HG72G/72E Product Raw gate count (kgates) Maximum usable gate count (kgates) Metal layer Maximum
-
OCR Scan
HG51BS HG71G HG51B QFP-296 hg51 HQ51CS HG51D CRAM03A TQFP-80/100/120 QFP-64/80/100/136/168/208/256/296
Showing first 20 results.