500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
SERDESUR-65USB Texas Instruments FPD Link II - DS90UR905Q & DS90UR906Q EVK visit Texas Instruments
DS90UR908QSQX/NOPB Texas Instruments 5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter 48-WQFN -40 to 105 visit Texas Instruments
DS90UR907QSQE/NOPB Texas Instruments 5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter 36-WQFN -40 to 105 visit Texas Instruments Buy
DS99R124AQSQ/NOPB Texas Instruments 5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter 48-WQFN -40 to 105 visit Texas Instruments
DS99R124QSQ/NOPB Texas Instruments 5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter 48-WQFN -40 to 105 visit Texas Instruments Buy
DS90UR907QSQ/NOPB Texas Instruments 5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter 36-WQFN -40 to 105 visit Texas Instruments Buy

fpd 007

Catalog Datasheet MFG & Type PDF Document Tags

L-1225R

Abstract: lexan 121 21051 signal, can be changed in Event control register 0x1d Pin can be used for FPD output, PWM output or Dome , 0.236 ± 0.003 4.10 ± 0.07 0.161 ± 0.003 2.05 0.081 0.95 0.037 3 0.70 ± 0.05 2Xø 0.028 ± 0.002 1.15 , 0.236 ± 0.003 2.16 3.14 ± 0.07 0.085 0.123 ± 0.003 0.20 2X 0.008 Pin # 1 2.60 0.102 2X R , , unless otherwise noted. 3. Formula for dimension, T = (0.9/n)-0.07 where n = Refractive Index 4. Mirror , VDD IDD_LED+ Total I VDD IDD_LED+ Total Typical 1.56 1.34 2.90 0.2 0.15 0.35 0.04 0.03 0.07 0.02
Avago Technologies
Original

capacitor 22uf 16v 1206 x5r

Abstract: Capacitor MLCC 1210 10uF 25V height restricted electronic equipment and applications Suitable for FPD device, HDD, CD-RW, LCD , Unit : pF Ex.: 475:47×105 106:10×106 - 39- K K 007 007 T T Tolerance Rated Voltage Packaging Ex.: K: +/- 10% M:+/- 20% Z :+80/-20% Ex.: 007: 6.3Vdc 010: 10Vdc 016
-
Original

HOLYSTONE SPECIFICATION

Abstract: MLCC 22uF 16V X5R 10 1206 Multilayer Ceramic Chip Capacitors (MLCC) Holy Stone VAC Series [ Low Profile X5R,Y5V Capacitors ] Supporting low profile application sets with varieties of low profile MLCCs Features. Application For thin profile circuit. Suitable FPD device, HDD, CD-RW, LCD device, cellular phone modules and portable device.etc. High capacitance & rated voltage with maximum height of 0.95 mm , :10×106 K K Tolerance Ex.: K: +/- 10% M:+/- 20% Z :+80/-20% 007 007 Rated Voltage Ex.: 007
Holy Stone Enterprise
Original

10uf 0805 Capacitor dimension

Abstract: 475 16V VAC Series [ Low Profile X5R,Y5V Capacitors ] Supporting low profile application sets with varieties of low profile MLCCs Features. Application For thin profile circuit. Suitable FPD device, HDD, CD-RW, LCD device, cellular phone modules and portable device.etc. High capacitance & rated voltage with maximum height of 0.95 mm Surface Mount Suited for Wave and Reflow Soldering , /-20% 007 007 Rated Voltage Ex.: 007: 6.3Vdc 025: 25Vdc T T Packaging T: Taping & & Reel
-
Original

lexan 21051

Abstract: HF05084R signal, can be changed in Event control register 0x1d Pin can be used for FPD output, PWM output or Dome , 0.236 ± 0.003 4.10 ± 0.07 0.161 ± 0.003 2.05 0.081 0.95 0.037 3 0.70 ± 0.05 2Xø 0.028 ± 0.002 1.15 , 0.236 ± 0.003 2.16 3.14 ± 0.07 0.085 0.123 ± 0.003 0.20 2X 0.008 Pin # 1 2.60 0.102 2X R , , unless otherwise noted. 3. Formula for dimension, T = (0.9/n)-0.07 where n = Refractive Index 4. Mirror , VDD IDD_LED+ Total I VDD IDD_LED+ Total Typical 1.56 1.34 2.90 0.2 0.15 0.35 0.04 0.03 0.07 0.02
Avago Technologies
Original
Abstract: (Schmitt trigger input)/ O (CMOS output) Pin can be used for FPD output, PWM output or Dome/ Button , outline drawing Pin # 1 1 6.00 ± 0.08 0.236 ± 0.003 4.10 ± 0.07 0.161 ± 0.003 2.05 0.081 , 0.45 0.018 1.15 0.045 2 6.00 ± 0.08 0.236 ± 0.003 Pin # 1 2.16 3.14 ± 0.07 0.085 , otherwise noted. 3. Formula for dimension, T = (0.9/n)-0.07 where n = Refractive Index 4. Mirror finish , 0.35 0.50 mA   DC average supply current in Rest2 mode I VDD 0.04 0.07 mA Avago Technologies
Original

tektronix 463

Abstract: LVDS-008 . LVDS LVDS-090 2.1a. LVDS-007 2.2. PECL LVDS LVDS ECL PECL PECL VEE 1V DC , DS90C031/ DS90C032 3V DS90LV047A/DS90LV048A / LVDS LCD FPD ( ) LDI (LVDS ) LCD , ( FPD ) LVDS 2 LVDS 0.1µF 1 EMI EMI 100mV 1. ( ) 50 2. PCB 3. 2 , ) LVDS-045 6.2. FPD 1. 2. 6.2.3 2S + - S W + - LVDS , SCANSTAEVK LVDS : www.national.com/jpn/appinfo/FPD LVDS.national.com/jpn 8-1 A.1 LVDS
National Semiconductor
Original
tektronix 463 LVDS-008 Amphenol r2100 10G BERT GETEK FR4 AN-81 national

IC 232

Abstract: LVDS-008 . LVDS LVDS-090 2.1a. LVDS-007 2.2. PECL LVDS LVDS ECL PECL PECL VEE 1V DC , DS90C031/ DS90C032 3V DS90LV047A/DS90LV048A / LVDS LCD FPD ( ) LDI (LVDS ) LCD
-
Original
LVDS-007 DS90LV047A DS90LV048 LVDS-006 IC 232 rs422 cat5 RS-422PECLLVDS RS-422 DS90LV047A/048A LVDS-005

ADBM-A350

Abstract: BUTST Pin can be used for FPD output, PWM output or Dome/ Button click input. If configure as input do not , current IVDD IVDD IVDD IVDD IDDSHTDWN VDD Typical 2.90 0.35 0.07 0.03 1.54 Max 4.03 0.50 0.12 0.05 , micro-controller when one of these events occurs: FPD ­ A change in finger state (finger on to finger off and vice , after the user responds to it by reading the respective event status register: FPD ­ reading FPD_STATUS , that can be used as FPD output ­ to display FPD status Pulse Width Modulated (PWM) output ­ to
Avago Technologies
Original
ADBM-A350 BUTST ADBM350 482-MS ADBM-A350-200 AV02-2905EN
Abstract: ) Pin can be used for FPD output, PWM output or Dome/ Button click input. If configure as input do not , average supply current in Rest2 mode IVDD 0.07 0.12 mA GPIO=SHTDWN=pull low , to trigger the host micro-controller when one of these events occurs: ï'·ï'  FPD â'" A change in , responds to it by reading the respective event status register: ï'·ï'  FPD â'" reading FPD_STATUS , 19.5 ms 250 ms Rest 2 96 ms 9.5 s Rest 3 482 ms 582 s ï'·ï'  FPD output â'" to Avago Technologies
Original
Abstract: ) Pin can be used for FPD output, PWM output or Dome/ Button click input. If configure as input do not , average supply current in Rest2 mode IVDD 0.07 0.12 mA GPIO=SHTDWN=pull low , to trigger the host micro-controller when one of these events occurs: ï'·ï'  FPD â'" A change in , responds to it by reading the respective event status register: ï'·ï'  FPD â'" reading FPD_STATUS , 19.5 ms 250 ms Rest 2 96 ms 9.5 s Rest 3 482 ms 582 s ï'·ï'  FPD output â'" to Avago Technologies
Original

EVOX PFR

Abstract: EVOX pfr5 Temperature range Climatic category IEC 68-2-3, 55/85/56 DIN 40040, 2.73, FPD Max. 0.3% after a 2 year , % 0.07% C > 4700 pF 0.04% 0.07% Dissipation factor tan8 Measured at +20°C, according to E C 384-13
-
OCR Scan
EVOX PFR EVOX pfr5 EVOX PFR CAPACITORS 472J100 222J63 103j63l4 63VDC/40VAC 100VDC 250VDC/160VAC 400VDQ220VAC 630VDC/2S0VAC 472J100L4

ADBM-A350

Abstract: ADBM350 Pin can be used for FPD output, PWM output or Dome/ Button click input. If configure as input do not , IVDD IVDD IDDSHTDWN VDD Typical 2.90 0.35 0.07 0.03 1.54 Max 4.03 0.50 0.12 0.06 26.7 Units , : FPD ­ A change in finger state (finger on to finger off and vice versa) is detected Soft Click ­ Soft , reading the respective event status register: FPD ­ reading FPD_STATUS register (0x7a) Soft Click ­ , . Mode Rest 1 Rest 2 Rest 3 The GPIO pin is a level-sensitive input/ output that can be used as FPD
Avago Technologies
Original
fpdt switch R10-220R CRC23
Abstract: ) Pin can be used for FPD output, PWM output or Dome/ Button click input. If configure as input do not , IVDD 0.07 0.12 mA GPIO=SHTDWN=pull low, IO_MISO=NRST=pull high. DC average supply , '  FPD â'" A change in finger state (finger on to finger off and vice versa) is detected ï'·ï'  Soft , reset after the user responds to it by reading the respective event status register: ï'·ï'  FPD â , ï'·ï'  FPD output â'" to display FPD status ï'·ï'  Pulse Width Modulated (PWM) output â'" to control Avago Technologies
Original
Abstract: ; except as specified.) Symbol IILOSC fOSCin vOSCin fPD Parameter Oscillator Input Low Current Frequency , , LNPLL_flat, and is defined as: LNPLL_flat = L(f) ­ 20·log(N) ­ 10·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector frequency of the synthesizer. LPLL_flat , 0.09 0.07 0.07 0.06 0.06 0.05 0.05 0.04 0.04 Imaginary -2.70 -3.04 -2.67 -1.63 -1.22 -0.92 -0.74 -0.63 , 0.07 0.07 0.07 0.06 0.06 0.05 0.05 Powered Down (k) Imaginary -8.14 -6.72 -5.24 -2.94 -2.12 -1.58 Texas Instruments
Original
LMX2531 SNAS252Q LMX2531LQ1146E LMX2531LQ1226E LMX2531LQ1312E LMX2531LQ1415E

311742A

Abstract: application note LMX2531 Max Units ICC Power Supply Current Power Supply Current ICCPD IIHOSC IILOSC fOSCin vOSCin fPD , noise floor, LNPLL_flat, and is defined as: LNPLL_flat = L(f) ­ 20·log(N) ­ 10·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector frequency of the , 130 140 150 Powered Up (k) Real 4.98 3.44 1.42 0.52 0.29 0.18 0.13 0.10 0.09 0.07 0.07 0.06 0.06 , 0.34 0.32 0.30 0.28 Real 6.77 5.73 1.72 0.53 0.26 0.17 0.14 0.10 0.09 0.08 0.07 0.07 0.07 0.06 0.06
National Semiconductor
Original
311742A application note LMX2531 LMX2531LQ1650 SNAS252P

LMX2531SQ

Abstract: NF 027 fOSCin vOSCin fPD Power Down Current Oscillator Input High Current Oscillator Input Low Current Frequency , : LNPLL_flat = L(f) ­ 20·log(N) ­ 10·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector frequency of the synthesizer. LPLL_flat contributes to the total , 0.09 0.07 0.07 0.06 0.06 0.05 0.05 0.04 0.04 Imaginary -2.70 -3.04 -2.67 -1.63 -1.22 -0.92 -0.74 -0.63 , 0.07 0.07 0.07 0.06 0.06 0.05 0.05 Powered Down (k) Imaginary -8.14 -6.72 -5.24 -2.94 -2.12 -1.58
Texas Instruments
Original
LMX2531SQ NF 027 NJG0036A LMX2531LQ1500E LMX2531LQ1515E LMX2531LQ1570E LMX2531LQ1650E LMX2531LQ1700E
Abstract: LMX2531LQ2265E/ 2570E LMX2531LQ2820E/ 3010E All Other Options ICCPD IIHOSC IILOSC fOSCin vOSCin fPD Power Down , Normalized PLL noise floor, LNPLL_flat, and is defined as: LNPLL_flat = L(f) ­ 20·log(N) ­ 10·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector frequency of , 0.13 0.10 0.09 0.07 0.07 0.06 0.06 0.05 0.05 0.04 0.04 Imaginary -2.70 -3.04 -2.67 -1.63 -1.22 -0.92 , 0.10 0.09 0.08 0.07 0.07 0.07 0.06 0.06 0.05 0.05 Powered Down (k) Imaginary -8.14 -6.72 -5.24 -2.94 Texas Instruments
Original
SNAS252R ISO/TS16949

311742A

Abstract: LMX2531LQ1312E Range vOSCin Oscillator Sensitivity fPD 100 -100 µA µA Phase Detector Frequency 5 , ·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector , -0.56 0.56 0.09 -0.95 0.95 80 0.07 -0.50 0.50 0.08 -0.86 0.87 90 0.07 -0.46 0.46 0.07 -0.80 0.80 100 0.06 -0.41 0.42 0.07 -0.72 0.72 110 0.06 -0.37 0.38 0.07 -0.65 0.65 120 0.05 -0.34 0.34 0.06 -0.59
National Semiconductor
Original
311500

312080EB

Abstract: 311415E LMX2531LQ2265E/ 2570E LMX2531LQ2820E/ 3010E All Other Options ICCPD IIHOSC IILOSC fOSCin vOSCin fPD Power Down , Normalized PLL noise floor, LNPLL_flat, and is defined as: LNPLL_flat = L(f) ­ 20·log(N) ­ 10·log(fPD). LPLL_flat is the single side band phase noise in a 1 Hz Bandwidth and fPD is the phase detector frequency of , 0.13 0.10 0.09 0.07 0.07 0.06 0.06 0.05 0.05 0.04 0.04 Imaginary -2.70 -3.04 -2.67 -1.63 -1.22 -0.92 , 0.10 0.09 0.08 0.07 0.07 0.07 0.06 0.06 0.05 0.05 Powered Down (k) Imaginary -8.14 -6.72 -5.24 -2.94
Texas Instruments
Original
312080EB 311415E 312570EC 311700EB 2820E LMX2531LQ1742 LMX2531LQ1778E LMX2531LQ1910E LMX2531LQ2080E LMX2531LQ2265E LMX2531LQ2570E
Showing first 20 results.