500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
199783-000 TE Connectivity Ltd CIRCULAR ADAPTER visit Digikey Buy
TTL-LOGIC-DATABOOK Texas Instruments TTL-LOGIC-DATABOOK visit Texas Instruments
521997-1 TE Connectivity Ltd ULTRA-POD 250 ASSY REC 18-14 AWG BR visit Digikey
199783N001 TE Connectivity Ltd CONN BACKSHELL ADPT SZ 24 OLIVE visit Digikey Buy
199768-000 TE Connectivity Ltd CONN BACKSHELL ADPT SZ 16-19 visit Digikey Buy
TMDXL138LOGICEXP Texas Instruments OMAP-L138 Experimenter Kit visit Texas Instruments

eeprom logic 1997

Catalog Datasheet MFG & Type PDF Document Tags

NM95MS16VBH

Abstract: NM95MS16 machine logic to manage the Plug and Play protocol in addition to switches for steering Interrupt and DMA requests. It also features a built-in 2 kbits of serial EEPROM for storing the resource data specified in the Plug and Play Standard. In addition, 4 kbits of EEPROM is available for use by other on-board logic. This device provides a "truly complete" single-chip solution for implementing Plug and Play on , On-chip EEPROM for resource request table n Additional 4 kbits of on-chip EEPROM available for external
Fairchild Semiconductor
Original

DD35

Abstract: ED11 DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 Table 4. TNETX15AE EEPROM Register Assignments , TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 D D D D D D , ) Interface to the TNETX3150/TNETX3150A/TNETX3100 Uses Standard Off-the-Shelf 15-ns SRAMs EEPROM Interface , designed to work in either unmanaged or managed mode. Unmanaged operation is accomplished through EEPROM support. Startup options are auto-loaded into the TNETX15AE registers using the EEPROM interface. If the
Texas Instruments
Original
TNETX3100 DD35 ED11 TNETX3150 TNETX3150A 144-T TNETX3150/TNETX3150A

DD35

Abstract: ED11 DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 Table 4. TNETX15AE EEPROM Register Assignments , TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 D D D D D D , ) Interface to the TNETX3150/TNETX3150A/TNETX3100 Uses Standard Off-the-Shelf 15-ns SRAMs EEPROM Interface , designed to work in either unmanaged or managed mode. Unmanaged operation is accomplished through EEPROM support. Startup options are auto-loaded into the TNETX15AE registers using the EEPROM interface. If the
Texas Instruments
Original

28vF040

Abstract: Preliminary Specifications SST 28VF040 2.7V-only 4 Megabit SuperFlash EEPROM June 1997 ©1997 Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of Silicon , Figure 16: SST 28VF040 2.7V-only 4 Megabit SuperFlash EEPROM Byte Program Flowchart ©1997 , Megabit SuperFlash EEPROM Sector_Erase Flowchart ©1997 Silicon Storage Technology, Inc. The SST , 2.7V-only 4 Megabit SuperFlash EEPROM Preliminary Specifications Features: Single 2.7-Volt Read
Silicon Storage Technology
Original
SST28VF040-250-4C- SST28VF040-300-4C- SST28VF040-250-3C- SST28VF040-300-3C- SST28VF040-250-4I- SST28VF040-300-4I-
Abstract: MUX EOE EWE EDIO ECLK OSCIN RESET EEPROM Interface Control Logic TRST TMS TCLK TDI TDO , EEPROM at startup or reset. arbiter The arbiter manages the SRAM access for the TNETX15AE logic , since most EEPROMs use CMOS logic levels, it may be difficult to use 5-V EEPROMs. EEPROM data input , data sheet) for EEPROM operation. O EDIO 110 I/O control logic interface TERMINAL NAME , , TEXAS 75265 TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 EEPROM Texas Instruments
Original

EAM13

Abstract: DD27D MUX EOE EWE EDIO ECLK OSCIN RESET EEPROM Interface Control Logic TRST TMS TCLK TDI TDO , EEPROM at startup or reset. arbiter The arbiter manages the SRAM access for the TNETX15AE logic , since most EEPROMs use CMOS logic levels, it may be difficult to use 5-V EEPROMs. EEPROM data input , data sheet) for EEPROM operation. O EDIO 110 I/O control logic interface TERMINAL NAME , , TEXAS 75265 TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A ­ AUGUST 1997 ­ REVISED OCTOBER 1997 EEPROM
Texas Instruments
Original
EAM13 DD27D 932k DD32 SA39-SA32 0x77F
Abstract: ADDRESS-LOOKUP DEVICE SPWS041A â'" AUGUST 1997 â'" REVISED OCTOBER 1997 EEPROM auto-configuration from an , 1997 â'" REVISED OCTOBER 1997 Table 4. TNETX15AE EEPROM Register Assignments DIO REGISTER ADDRESS , TNETX15AE ADDRESS-LOOKUP DEVICE SPWS041A â'" AUGUST 1997 â'" REVISED OCTOBER 1997 D D D D , (EAM) Interface to the TNETX3150/TNETX3150A/TNETX3100 Uses Standard Off-the-Shelf 15-ns SRAMs EEPROM , operation is accomplished through EEPROM support. Startup options are auto-loaded into the TNETX15AE Texas Instruments
Original

28LF040

Abstract: Data Sheet SST 28LF040 3.0V-only 4 Megabit SuperFlash EEPROM June 1997 ©1997 Silicon , EEPROM Figure 8: Chip_Erase Timing Diagram Figure 9: Sector Erase Timing Diagram ©1997 , -only 4 Megabit SuperFlash EEPROM Figure 16: Byte Program Flowchart ©1997 Silicon Storage , -only 4 Megabit SuperFlash EEPROM Figure 18: Sector_Erase Flowchart ©1997 Silicon Storage , -only 4 Megabit SuperFlash EEPROM Features: Single 3.0-Volt Read and Write Operations CMOS SuperFlash
Silicon Storage Technology
Original
SST28LF040-200-4C- SST28LF040-250-4C- SST28LF040-200-3C- SST28LF040-250-3C- SST28LF040-200-4I- SST28LF040-250-4I-

28SF040

Abstract: 28SF040-150 Data Sheet SST 28SF040 5.0V-only 4 Megabit SuperFlash EEPROM June 1997 ©1997 Silicon , EEPROM Figure 8: Chip_Erase Timing Diagram Figure 9: Sector Erase Timing Diagram ©1997 , -only 4 Megabit SuperFlash EEPROM Figure 16: Byte Program Flowchart ©1997 Silicon Storage , -only 4 Megabit SuperFlash EEPROM Figure 18: Sector_Erase Flowchart ©1997 Silicon Storage , -only 4 Megabit SuperFlash EEPROM Features: Single 5.0-Volt Read and Write Operations CMOS SuperFlash
Silicon Storage Technology
Original
28SF040-150 120-3C SST28SF040-120-4C- SST28SF040-150-4C- SST28SF040-200-4C- SST28SF040-120-3C- SST28SF040-150-3C- SST28SF040-200-3C-

NM25C04

Abstract: NM93C86A signal clears latch output Q, setting WP at logic low level making EEPROM READ only, For a WRITE instruction to the EEPROM, the microcontroller must first write a logic "1" to the latch to enable the WP pin , writes a logic "0" to the latch to disable further EEPROM WRITEs. 5.2 System Design Example This , -7 FIGURE 9. Integrated Address Decode/Write Protect Logic 5 PrintDate=1997/08/08 PrintTime=17:46:48 , the purpose of the write protect logic the EEPROM is "mapped" to address space. Note in this example
Fairchild Semiconductor
Original
NM25C04 NM93C86A serial eeprom logic 1997

S11D

Abstract: Interface EEPROM Figure 20: Preliminary Specifications Sector_Erase Flowchart ©1997 Silicon , Preliminary Specifications SST 28LP040 3.0V-only 4 Megabit PCMCIA Interface EEPROM June 1997 ©1997 Silicon Storage Technology, Inc. The SST logo and SuperFlash are registered trademarks of , 28LP040 3.0V-only 4 Megabit PCMCIA Interface EEPROM Preliminary Specifications Features: Single 3.0-Volt Read and Write Operations CMOS SuperFlash EEPROM Technology Endurance: 250,000 Cycles
Silicon Storage Technology
Original
S11D SST28LP040 SST28LP040-250-5C-WI-S00A SST28LP040-250-5C-WI-S01B SST28LP040-250-5C-WI-S10C SST28LP040-250-5C-WI-S11D

SA12

Abstract: SA13 necessary state machine logic to manage the Plug and Play protocol in addition to switches for steering Interrupt and DMA requests. It also features a built-in 4k bits of serial EEPROM for storing the resource data specified in the Plug and Play Standard. In addition, 4k bits of the EEPROM is available for use by other on-board logic. This device provides a truly complete single-chip solution for , 's are mode dependent) n On-chip EEPROM for resource request table n Additional 4k bits of on-chip
Fairchild Semiconductor
Original
NM95MS15 SA12 SA13 NM95MS15VEH SA10 SA11

transistor MRF 254

Abstract: ise4 , the EEPROM will not acknowledge any I2C-bus request, and consumes no power. 1997 Jul 02 28 , Preliminary specification File under Integrated Circuits, IC20 1997 Jul 02 Philips Semiconductors , /event counters EEPROM DTMF generator section MSK modem I2C-bus serial I/O Standard serial interface , APPLICATIONS 8 PURCHASE OF PHILIPS I2C COMPONENTS 1997 Jul 02 2 Philips Semiconductors , -bit resolution) · Very low current consumption. · EEPROM data memory, accessed internally via I2C-bus
Philips Semiconductors
Original
80C51 transistor MRF 254 ise4 mrf 510 E5 s0t SI 18751 t-con lvds SCA54

iq74

Abstract: , the EEPROM will not acknowledge any I2C-bus request, and consumes no power. 1997 Jul 02 28 , operation to be performed. When set to logic 1 a read operation is selected (the EEPROM will output the addressed data onto SDA at every SCL pulse), and when set to logic 0 the EEPROM will be ready to accept 7 , with the R/W bit set to a logic 0, the EEPROM responds with an acknowledge and expects to receive a , specification File under Integrated Circuits, IC20 1997 Jul 02 Philips Semiconductors Preliminary
Philips Semiconductors
Original
iq74
Abstract: 1997 - R EVISED O C TO B E R 1997 EEPROM auto-configuration from an external x24C02 EEPROM , - R E V IS E D O C TO BER 1997 Table 4. TNETX15AE EEPROM Register Assignments DIO REGISTER , TNETX15AE ADDRESS-LOOKUP DEVICE S P W S 041A - A U G U S T 1997 - R EVISED O C TO B E R 1997 · , ) Interface to the TN ETX3150/TN ETX3150A/TN ETX3100 Uses Standard Off-the-Shelf 15-ns SRAMs EEPROM Interface , designed to work in either unmanaged or managed mode. Unmanaged operation is accomplished through EEPROM -
OCR Scan

GC755

Abstract: access the EEPROM of the TELX. 1997 Jul 02 771 Philips Semiconductors Preliminary , to logic 0 the EEPROM will be ready to accept 7 bits of EEPROM address, possibly followed by data , /W bit set to a logic 0, the EEPROM responds with an acknowledge and expects to receive a word , master addresses the EEPROM slave with the R/W bit set to a logic 1. The EEPROM acknowledges, transmits , EEPROM DTMF generator section MSK modem l2C-bus serial I/O Standard serial interface SIOO: UART Interrupt
-
OCR Scan
GC755

eeprom programmer schematic

Abstract: XC9500 Figure 1: Layout Comparison of a FastFLASH Cell (a) and an EEPROM Cell (b) XBRF010 January, 1997 , Transistor X5837 Figure 2: Schematic and Cross Section of an EEPROM Cell 2-60 XBRF010 January, 1997 , technologies. Combined with a XBRF010 January, 1997 (Version 1.0) complex cell structure, EEPROM , FastFLASH: A New Electrically Erasable CPLD Technology ® XBRF010 January, 1997 (Version 1.0 , technology and compares it with EEPROM technology. Xilinx Family XC9500 Introduction The Xilinx
Xilinx
Original
eeprom programmer schematic
Abstract: Data Sheet SST 28PC040 5.0V-only 4 Megabit PCMCIA Interface EEPROM June 1997 ©1997 , EEPROM Figure 20: Sector_Erase Flowchart ©1997 Silicon Storage Technology, Inc. The SST logo and , -only 4 Megabit PCMCIA Interface EEPROM Features: Single 5.0-Volt Read and Write Operations CMOS SuperFlash EEPROM Technology Endurance: 250,000 Cycles (typical) Greater than 100 Years Data Retention , , high performance CMOS SuperFlash EEPROM Technology. The split gate cell design and thick oxide Silicon Storage Technology
Original
SST28PC040 SST28PC040-250-5C-WI-S00A SST28PC040-150-5C-WI-S00A SST28PC040-250-5C-WI-S01B SST28PC040-150-5C-WI-S01B SST28PC040-250-5C-WI-S10C

ST93C56

Abstract: ST93C66 1997 D D D D D D AEN IOR IOW RESET VCC A0 A1 A2 A3 A4 A5 D D FN PACKAGE , Interrupt Outputs IRQ3­ IRQ7 and IRQ9 Provides Simple 3-Terminal Interface to SGS-Thomson EEPROM 2K/4K ST93C56/66 or Equivalent 3-State Output EEPROM Interface Allows the EEPROM to be Accessed by Another , 26 27 28 A6 A7 A8 A9 A10 A11 GND CLK INTR0 CS0 EEPROM IRQ4 IRQ5 IRQ6 IRQ7 IRQ9 , 25 A6 A7 A8 A9 NC A10 A11 GND CLK INTR0 CS0 EEPROM 13 14 15 16 17 18 19 20 21 22 23
Texas Instruments
Original
TL16PNP100A ST93C56 ST93C66 SLLS200C

eeprom programmer schematic easy design universal

Abstract: HiSeC Fairchild Application Note 985 Anne Gregory Charles Watts March 1997 INTRODUCTION This , section provides information for programming the system microcontroller and EEPROM, and integrating system , , assuming signal transmission during logic HIGH. The user should note that the high and low bit times for , Generator Windows ® is a registered trademark of Microsoft Corporation. © 1997 Fairchild Semiconductor , Complete HiSeCTM-based RKE System www.fairchildsemi.com AN012381 PrintDate=1997/08/08 PrintTime
Fairchild Semiconductor
Original
MM57HS NM95HS01 NM95HS02 AN-985 eeprom programmer schematic easy design universal HiSeC AN012381-2 2n2222a fairchild super-regenerative receiver module NM95HS01/02
Showing first 20 results.