NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Part | Manufacturer | Description | Samples | Ordering |
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: DIGITAL RADIO MONDIALE (DRM) DRM - progress on the receiver front Peter Jackson VT , test receivers Thales The first receiver produced for monitoring DRM test transmissions was designed , Figure 1 Thales TSW 1002D 1002D DRM receiver face. In addition to providing the primary reception functions , , enables post reception analysis to be carried out. As this receiver was the earliest available to DRM , demodulation functions. This Thales DRM receiver provides analogue-to-digital conversion of the incoming ... | Original |
11 pages, |
64 QAM DRM Transmitter jammer circuit dab radio receiver strong schematic diagram jammer circuit diagram digital TUNING FM RADIO RECEIVER LW khz receiver am lw Digital radio RECEIVER broadcast am lw radio tuner DRM Demodulator OFDM receiver SMALL ELECTRONICS PROJECTS datasheet abstract |
| Abstract: IP 100M/1G 100M/1G MAC Ethernet PHY PCIe bridge DRM receiver Within a home network, a media , control Trans-coder MPEG2/4 Nios II processor GIO control User I/O DRM playback PCIe To TV Monitor CODEC: DRM: DTV: HDD: AV CODEC SATA control 802.11 WLan HDD WiFi ... | Original |
2 pages, |
"PCIe Bridge" DLNA drm receiver rtl8201cp application note H.264 encoder ethernet RTL8201 mpeg2 coder H.264 encoder SATA hard disk controller RTL8201CP PCIe Bridge RTL8201cp Design altera PCIe to Ethernet bridge datasheet abstract |
| Abstract: DRM®-5 Dead Reckoning Module Advanced Information The Dead Reckoning Module (DRM®) is a , , dead reckoning takes over. Unlike strapdown inertial systems, the DRM® error characteristics are , information when the user is upright or prone. The low power consumption makes DRM® -5 practical for , altimeter provides vertical position accurate enough to identify the floor of a building. The DRM® -5 unit , reprogrammable in place by a host system. Successful systems integration of DRM® in past programs has ... | Original |
2 pages, |
kalman filter baro altimeter kalman filter drm receiver azimuth digital compass Header 2x5 Pitch 2mm datasheet abstract |
| Abstract: foot: our light-weight, easy-to use, DRM® goes where GPS doesn't. The first practical replacement for compass and pace counting for navigation on foot, our patented DRM® works where GPS is inaccurate or , infrastructure or network is required. Used in the U.S. Army Land Warrior program. OEM Module (actual size) DRM*-III • Continuous personnel position location with or without GPS. • Built-in 12 channel Gl'S receiver , , award-winning Dead Reckoning Module (DRM") developed for the U.S. Army. • Third generation product, designed ... | OCR Scan |
2 pages, |
NMEA0183 magnetic compass pedometer datasheet abstract |
| Abstract: Simple fixed channel DRM1 receiver Abstract Direct conversion receiver with 12 kHz IF frequency. This receiver has no AGC and no image rejection. Application is only for reception of DRM signals where the image frequency band is not occupied by a stronger signal. Basic receiver The whip antenna , mA 25 uV rms. for usable DRM reception >25 mV rms.; nominal 100 mV rms (in central Europe , : transformer without internal resonance capacitor! 1 2 DRM: Digital Radio Mondiale, see www.drm.com ... | Original |
4 pages, |
10,7mhz notebook circuit diagram 50 Hz oscillator Digital radio mondiale hc49 8 Mhz circuit diagram for simple receiver hc49/u crystal Oscillator AGC audio output transformer ANTENNA-FILTER Direct conversion receiver utc-2003 HC49/U HC49/U abstract |
| Abstract: : Principle of DRM Demonstration Receiver AF Out Christoph Petermann DF9CY Start: 7 August 2003 C28 4 3 C25 C30 10n R7 2.2k DRM Demonstration Shortwave Receiver V0.2 C29 , 1st IF 10,7 MHz with 10 kHz bandwidth Downmixing to 12 kHz out center frequency DRM Demonstration Shortwave Receiver V02-Rev1 C21 47n R4 10 R5 1.5k ... | Original |
1 pages, |
shortwave 10.7 MHZ c38 transistor BF245 application note LM386 datasheet SFE107 100n X2 DIP8 socket transistor BF245 SA612A Quarz bf245 equivalent 4 MHz Oscillator 400P Crystal BF245 SFE107 BF245 abstract |
| Abstract: 0.47u R8 3 BW = +/-15 kHz POT2 B B Principle of DRM Demonstration Receiver DRM Demonstration Shortwave Receiver Antenna 30 MHz Lowpass UpMixer 30 MHz Quarzfilter DownMixer , Oscillator 0 . 30 MHz July 2003 30 MHz Oscillator A A Title Range 30 kHz . 30 MHz DRM Demonstration Shortwave Receiver External oscillator required Size Upmixing to 1st IF 30 MHz with 15 kHz ... | Original |
1 pages, |
Crystal oscillator 12 MHz data sheet lm386 LM386 circuits 12 Mhz in crystal oscillator transistor BF245 4 MHz crystal SA612 7808 SA612A shortwave 4 mhz crystal oscillator shortwave receiver "shortwave receiver" datasheet abstract |
| Abstract: MITSUMI IP IP-STB IP Set Top Box (IP-STB) ITB-1000x OUTLINE ADSLFTTH A set-top box to connect home-use TV receiver to broadband lines such as ADSL and FTTH, for viewing contents such as movies, music and game in real-time with a TV receiver. FEATURES 1. 2. 3. 4. MPEG-2, -4 CODEC VOD Flash Player Java Script 1. Various , browsing DRM DRM Interface Outside dimensions Weight DIMENSIONS 45 205 ... | Original |
2 pages, |
Java Script datasheet abstract |
| Abstract: DRM®-I1I provides significantly reduced effects of magnetic disturbances on position accuracy. The GyroDRM™ is provided as an integrated unit, complete with GPS receiver, lithium ion-polymer battery, data , to 5 meters per 100 meters Gyro-stabilized version of DRM®-III No infrastructure required 12-channel civilian GPS receiver Data recording capability Event marker Barometric altimeter SmartPedometry™ , Azimuth accuracy 1° RMS Angular rate range ±573°/second GPS receiver 12-channel SPS Housing size 4.4" x ... | OCR Scan |
2 pages, |
NMEA0183 NMEA charger li-ton reckoning kalman gyro drm receiver datasheet abstract |
| Abstract: DRMTM4000 DRMTM4000 Dead Reckoning Module The Dead Reckoning Module ( DRM TM ) 4000 is a miniature , over. DRM TM4000 TM4000 When GPS data is unavailable, dead position error characteristics are , system. The DRM TM4000 TM4000 unit can be directly interfaced to many GPS receivers and man-pack computers, and includes capabilities for accurate field calibration. The DRM TM4000 TM4000 is a reliable GPS supplement for , board with a USB interface, GPS receiver, rechargeable lithium battery, WindowsTM Host software ... | Original |
4 pages, |
TM4000 compass dRm-4000 DRMTM4000 egps ODOMETER reckoning drm receiver DRM4000-N00-USB-demo NMEA0183 azimuth digital compass DRM4000 RS232 DRMTM4000 abstract |
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| picture). The receiver consists of a receiver module using the single chip superheterodyne receiver Low Power Device (LPD) bands at 433 and (optionally) 868MHz. Please download the Motorola DRM005 control a small MC3359x-based receiver module, that can be plugged onto the motherboard. The software . Back to English Index DRM005 Designer Ref. Manual (PDF, 1325KB 1325KB 1325KB 1325KB) Reference Design Board Features: MCU on Transmitter: HC908RF2 HC908RF2 HC908RF2 HC908RF2 MCU on Receiver: HC908GP32 HC908GP32 HC908GP32 HC908GP32 www.datasheetarchive.com/files/elektronikladen/en_rke08rd.html |
Elektronikladen | 27/05/2003 | 6.23 Kb | HTML | en_rke08rd.html |
| .15 ACC15 ACC15 ACC15 ACC15,rw 0 0 SFR 0xFF5A CC1_DRM,0x0000 undef "CAPCOM1 Double Register Mode Register" BFLD CC1_DRM.1-0 DR0M,rw 0 0 BFLD CC1_DRM.3-2 DR1M,rw 0 0 BFLD CC1_DRM.5-4 DR2M,rw 0 0 BFLD CC1_DRM.7-6 DR3M,rw 0 0 BFLD CC1_DRM.9-8 DR4M,rw 0 0 BFLD CC1_DRM.11-10 DR5M,rw 0 0 BFLD CC1_DRM.13-12 DR6M,rw 0 0 BFLD CC1_DRM.15-14 DR7M,rw 0 0 SFR 0xFF5C CC1_OUT,0x0000 undef "CAPCOM1 .15 ACC31 ACC31 ACC31 ACC31,rw 0 0 SFR 0xFF2A CC2_DRM,0x0000 undef "CAPCOM 2 Double Register Mode Register" BFLD CC www.datasheetarchive.com/download/47132933-166802ZC/xc161cj_v2.7.zip (xc161cj.regs) |
Infineon | 17/01/2005 | 7914.69 Kb | ZIP | xc161cj_v2.7.zip |
| . ASC0_PMW_0 SET 0 ASC0_PMW_IRPW SET 0 ASC0_PMW_PW_VALUE SET 8 ; Serial Channel 0 Receiver Buffer ASC1_PMW_IRPW SET 0 ASC1_PMW_PW_VALUE SET 8 ; Serial Channel 1 Receiver Buffer Register (RO) ASC1 www.datasheetarchive.com/download/48012298-30053ZC/apntex_189.zip (svm.asm) |
ARM | 05/01/2005 | 2123.9 Kb | ZIP | apntex_189.zip |
| _INIT=ASC0_vInit ASC0_NAME_OWNADDRESS=ASC0_ubOwnAddress ASC0_NAME_RECEIVEROFF=ASC0_vReceiverOff ASC0_NAME_RECEIVERON=ASC0_vReceiverOn ASC0_NAME_RX=ASC0_viRx ASC0_NAME_RXDATAREADY=ASC0_ubRxDataReady ASC0_NAME www.datasheetarchive.com/download/9119225-30048ZC/apntex_182.zip (TwinCAN.dpt) |
ARM | 26/01/2004 | 362.26 Kb | ZIP | apntex_182.zip |
| _INIT=ASC0_vInit ASC0_NAME_OWNADDRESS=ASC0_ubOwnAddress ASC0_NAME_RECEIVEROFF=ASC0_vReceiverOff ASC0_NAME_RECEIVERON=ASC0_vReceiverOn ASC0_NAME_RX=ASC0_viRx ASC0_NAME_RXDATAREADY=ASC0_ubRxDataReady ASC0_NAME www.datasheetarchive.com/download/9119225-30048ZC/apntex_182.zip (TwinCAN.dpt) |
ARM | 26/01/2004 | 362.26 Kb | ZIP | apntex_182.zip |
| \\vhd\\std.vhd":1076567986l # # # #CUR \\vhd\ rith.vhd":1035407078l # # # # > NoFifo\\Toplevel_V2_Smpl_Nff.vhd":1090572848l f " "; # file 0 f " > www.datasheetarchive.com/download/4786027-996049ZC/xapp774.zip (Toplevel_V2_Smpl_Nff.srs) |
Xilinx | 23/07/2004 | 1079.49 Kb | ZIP | xapp774.zip |
| _OWNADDRESS=ASC0_ubOwnAddress ASC0_NAME_RECEIVEROFF=ASC0_vReceiverOff ASC0_NAME_RECEIVERON=ASC0_vReceiverOn ASC0 OwnAddress ASC1_NAME_RECEIVEROFF=ASC1_vReceiverOff ASC1_NAME_RECEIVERON=ASC1_vReceiverOn ASC1_NAME_RX=ASC1_vi www.datasheetarchive.com/download/48012298-30053ZC/apntex_189.zip (svm.dpt) |
ARM | 05/01/2005 | 2123.9 Kb | ZIP | apntex_189.zip |
| ; Serial Channel 0 Receiver Buffer Register (RO) ASC0_RBUF_0 SET 0 ASC0_RBUF_RD_VALUE SET 0 ; ASC0 www.datasheetarchive.com/download/9119225-30048ZC/apntex_182.zip (TwinCAN.asm) |
ARM | 26/01/2004 | 362.26 Kb | ZIP | apntex_182.zip |
| ; Serial Channel 0 Receiver Buffer Register (RO) ASC0_RBUF_0 SET 0 ASC0_RBUF_RD_VALUE SET 0 ; ASC0 www.datasheetarchive.com/download/9119225-30048ZC/apntex_182.zip (TwinCAN.asm) |
ARM | 26/01/2004 | 362.26 Kb | ZIP | apntex_182.zip |
| bcsr2 bit DRM3.3V "DRAM Power is set to 3.3V (Active-Low)" 0x8000000 def ADS bcsr2 bit DDELAY "DRAM Receiver" 0x1000 def SCC3 GSMR_H3 bit TTX "Transparent Transmitter" 0x800 def SCC3 GSMR_H3 bit CDP "CD the Receiver" 0x10 def SCC3 GSMR_H3 bit SYNL "Sync Length (BISYNC and Transparent Mode Only)" 0xc RDCR "Receive DPLL Clock Rate" 0xc000 def SCC3 GSMR_L3 bit RENC "Receiver Decoding Method" 0x3800 def "Synchronous Mode" 0x80 def SCC3 PSMR3 bit DRT "Disable Receiver While Transmitting" 0x40 def SCC3 PSMR3 bit www.datasheetarchive.com/download/44506347-483211ZC/821bug1_.zip (MPC860.CFG) |
Motorola | 13/09/1996 | 465.52 Kb | ZIP | 821bug1_.zip |