500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
QMS-052-01-SL-D-RA-MG Samtec Inc Board Connector, 104 Contact(s), 2 Row(s), Male, Right Angle, 0.025 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, ROHS COMPLIANT visit Digikey Buy
QMS-078-01-SL-D-RA-MG Samtec Inc Board Connector, 156 Contact(s), 2 Row(s), Male, Right Angle, 0.025 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, ROHS COMPLIANT visit Digikey Buy
QMS-026-01-SL-D-RA-MG-K-TR Samtec Inc .635MM DOUBLE ROW TERMINAL STRIP visit Digikey Buy
QSS-025-01-L-D-RA-MTI Samtec Inc Board Connector visit Digikey Buy
QMS-052-01-SL-D-RA-MG-K Samtec Inc Board Connector, 104 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Terminal, Plug, ROHS COMPLIANT visit Digikey Buy
XA-SK-SDRAM XMOS Ltd SDRAM SLICE CARD visit Digikey Buy

dram 64kx1

Catalog Datasheet MFG & Type PDF Document Tags

dram 64kx1

Abstract: ba05 Manufacturer Part Qty 8031 Microprocessor 32K byte EPROM 64K X 4 DRAM 64KX1 DRAM (parity) optional SCSI , (DMA) data transfers. â  Directly controls up to 64K bytes of dynamic RAM (DRAM) â  Provides , ]-1 COMPARE REFRESH COUNTER ADDRESS OUT MUX PROGRAMMABLE SEQUENCER RAM ADRS DRAM BUFFER , speeds allows the BC 2 to support a wide range of DRAM cycle times. See the following table. Bit Divide , 400 ns 500 ns 1 0 6 250 ns 300 ns 375 ns 1 1 4 250 ns DRAM Cycle Time All four DMA channels
-
OCR Scan
dram 64kx1 ba05 4464 64k dram architecture of 8031 microprocessor DRAM 4464 8031 microprocessor 332D5D3 D0G1313

Block Diagram of 8057

Abstract: dram 64kx1 under CAS control â'¢ High performance 64Kx1 dRAM Pin Names 18 m do. A0-A7 ADRESSINPUTS 2 17 , IMS 2630 8Kx8 IMS 2620 16Kx4 IMS 2600 64Kx1 Features â'¢ Byte wide 64K memory â'¢ CE access times of 120 and 150ns Cycle times of 190 and 240ns Non-multiplexed addressing On chip refresh counter for pin 1 hidden refresh 4ms, 256 cycle refresh Low power 300mW active 30mW standby JEDEC standard , performance 16Kx4 dRAM â'¢ RAS Access of 100, 120 and 150ns â'¢ Cycle times of 160,190 and 230ns â'¢ OE
-
OCR Scan
Block Diagram of 8057 16kx4 64kx1 dram Inmos Corporation Inmos IMS2620

KM416C60-7

Abstract: KM48C2104B CMOS DRAM 1. Introduction General Information 1M bit j KM41C1000D-6 KM41C1000D , KM416C60-6 j-| KM416C64-6 - KM41C4000C-6 KM48C124-7 KM416C60-7 KM416C64-7 - KM41C4000C-7 64Kx1 , -7 KM44C1005CL-5 - KM44C1005CL-6 - KM44C1005CL-7 13 ci ELECTRONICS CMOS DRAM 4M bit i-1 1Mx4 , ELECTRONICS CMOS DRAM General Information KM48V514D-L6 KM416C256D-5 KM416C256D-L5 KM416C254D , . Please refer to the previous page about B-version. 15 ci cr ELECTRONICS CMOS DRAM General
-
OCR Scan
KM44V1004CL-7 KM48C2104B km416c60 KM48C2004B KM41C1000D-7 KM41C1000D-8 KM41C1000D-L6 KM41C1000D-L7 KM41C1000D-L8 KM48C124-55

DP5Z

Abstract: DPS512X32CV3 . . . . DPS512X32V3 . . . . DRAM PRODUCTS 8 Megabit 16 Megabit 32 Megabit DPD512X16M2H3 . . . , .191 128Kx8, 64Kx1 6, 3 2 K x 3 2 . 199
-
OCR Scan
DP5Z
Abstract: MITSUBISHI M 66200A P/ AFP DRAM C O N T R O LLE R DESCRIPTION The M66200AP/AFP is a semiconductor integrated circuit for 256K- and 1M-bit CMOS-process DRAM controllers. The device can control all necessary DRAM signals, includ­ ing MPU, RAS and CAS memory control signals of , almost all the 16-bit MPUs available in the market and supports 256KX1, 1 M X 1, 64KX1, 64KX4, 256KX4bit DRAMs. FEATURES â'¢ No-wait read/write access is possible if DRAM is less than 120ns when -
OCR Scan
M66210 M66211 M66212 M66213 256KX4 M37700

dram 64kx1

Abstract: M66212P MITSUBISHI M66200AP/AFP DRAM CONTROLLER PIN CONFIGURATION (TOP VIEW) m Vcc , semiconductor Integrated circuit for 256K- and 1M-bit CMOS-process DRAM controllers. The device can control all necessary DRAM signals, including MPU, RAS and CAS memory control signals of signals and the signals to , available in the market and supports 256KX1, 1MX1, 64KX1, 64KX4, 256KX4bit DRAMs. FEATURES â'¢ No-wait read/write access is possible if DRAM is less than 120ns when MPU is 8MHz or 10MHz. â'¢ "Early write
-
OCR Scan
M66212P M66210P 64k*1 DRAM caso 24P4D 24P2N-B 5DH27 0D2042

scn2692

Abstract: PAL Decoder 16L8 embedded cache in the middle of DRAM or E P R O M space with registers sprinkled throughout as needed. To , makes 64Kx1 static RAMs that have speeds of 20ns and 25ns. We will use these devices in our analysis. We will need 64 static RAMs to implement a 128K-byte memory using 64Kx1 devices. Using the PHD16N8 and
-
OCR Scan
scn2692 PAL Decoder 16L8 PHD48N22 PHD48N22-7 PHD16N6-5

VL86C010

Abstract: VL86C110 bank is activated during any DRAM access. When only 0.25 Mbyte is used (eight 64Kx4 or 32 64Kx1 DRAMs , protection levels: - Supervisor Mode - Operating System Mode - User Mode · Uses fast page-mode DRAM accesses , of read-only memory (ROM) plus high-resolution timing and refresh control for dynamic RAM (DRAM). The , associated with each function. Fast page-mode DRAM accesses are used to maximize memory bandwidth from , REQ and S EQ are asserted during a processor internal cycle, MEMC begins a DRAM non-sequentlal cycle
-
OCR Scan
VL86C110 VL86C010 27e transistor 13OO3 LPN12 VL86C11010QC 144-PIN 15X15 AI203 160-PIN

sdc 7500

Abstract: ps sdc 7500 BUS DATA ACQUISITION CIRCUITS 7T Lïï iz. qui DRAM CONTROL LOGIC _;_J J_Li_ _ CSO BLN , Up to 254 pages, each of I Kbytes, depundmg on thu sue ol the DRAM being used Mix of text foreground , A9, A7,A5,A4,A3, A6,A8,A0,A2,A1 4-9 12,34,35,36 DRAM address outputs D1.D0 10,11 DRAM data lines , included. CAS 31 DRAM column address strobe WR 32 DRAM read / write signal. RAS 33 DRAM row address , sub-address register (RADD) to one. If the sub-address is set to write or read from DRAM, the auto
-
OCR Scan
MV1815 sdc 7500 ps sdc 7500 vdo rd3 serbo teletext sub-code 001F8 75MHZ
Abstract: . _ _ . u BLN RED GRN BLU à h i DRAM CONTROL LOGIC DISPLAY LOGIC CSO I , Kbytes, depending on tliu bize ol the DRAM being used Mix of text foreground and picture background , , A6,A8,A0,A2,A1 4-9 12,34,35,36 Pin Nam e and Description DRAM address outputs D1.D0 10,11 DRAM data lines. Internal 100k£l pull-up resistors are included. RESET 13 Active , pin should be left open-circuit. A lOOkft pull-down resistor is included. CÃ"S 31 DRAM -
OCR Scan
V1815 28//S

3524CP

Abstract: 2MX40 Memory Shortform, May '97 Memory Products Fast Page Mode DRAM DRAM EDO DRAM Synchronous DRAM SRAM Low Power SRAM Fast SRAM Non Volatile EPROM & OTPROM Memories EEPROM FRAM Fast Page Mode DRAM Modules EDO DRAM Modules SDRAM Modules FLASH Memory FLASH FLASH CARDS Application Frame Memory Specific Memory SGRAM Video RAM DRAM Modules Memory Shortform, EDO DRAM Modules EDO DRAM Modules x 32 EDO DRAM Modules Organisation Partname Vcc Access Time (ns) Package Remark
Hitachi Semiconductor
Original
3524CP 2MX40 RAM128KX8 DIP HM624256 16Mbit FRAM HM62832 HB56U132 HB56H132 HB56U232 HB56H232 HB56U432 HB56U832

30A006-00

Abstract: 2c195 Dense-Pac yp) Microsystems, Inc. 64KX1 BASED CMOS SRAM FAMILY - DIPS DESCRIPTION: The Dense-Pac 64KX 1 module family consists of very high speed 64K X 1 based static RAMs which have been configured in the organizations described below. These modules are best suited for high speed military computers and signal processing applications. FEATURES: â'¢ Organizations Aavailable: DPS1024 - 64KX 16 , DEVICE TYPE 1024 FAMILY 25 SPEED M TEMPERATURE/SCREENING s - SRAM d - DRAM e - E E PROM v -
-
OCR Scan
30A006-00 2c195 Dense-Pac Microsystems 128KX 256KX DPS1025 DPS1026 DPS1027 DPS1152

TMS34061FNL

Abstract: lad1-5v Instruction Cache Direct Interfacing to Both Conventional DRAM and Multiport Video RAM Dedicated 8 /1 6 , control of the CRT interface as well as the memory interface (both standard DRAM and m ultiport video RAM , DRAM REFRESH COUNT DISPLAY ADDRESS VERTICAL COUNT HORIZONTAL COUNT DISPLAY TAP POINT OCOOOOIFOh , DRAM refresh cycles Pixel size Masking {write protection) of individual color planes Various pixel , multiplexed over the same address/data lines. DRAM refresh is supported w ith a variety of modes including
-
OCR Scan
TMS34061FNL lad1-5v MJ340 S3406 SPVU001 TA2625 128-M 256-B 68-PIN 68-PAD J34010 J34010-50

RSN 315 H 42

Abstract: RSN 314 H 41 refresh functions 18-bit address supports 16Kx1, 16Kx4, 64Kx1, and 64K x 4 RAMs Supports pan and scroll , chip and is called Row Address Hold Time (tRAH)- A "typical" DRAM requires 20 ns. An additional , 12, 15) 2 ns 20 tPD MCLKl to RCADD = DRAM REFRESH ADDRESS (Note 13) 50 ns 21 tPD MCLKl to RCADD = DRAM REFRESH ADDRESS INVALID 30 ns 22 tPD CCLKl to UPDEN (BLANK) 30 ns 23 tPD CCLKt to UPDEN
-
OCR Scan
RSN 315 H 42 RSN 314 H 41 data sheet ic 4558 4558 dd amd 8150 design specification rca 645 AIS-B-20M-5/87-0 04478C

tms34061fnl

Abstract: TMS34070NL Cache Direct Interfacing to Both Conventional DRAM and Multiport Video RAM Dedicated 8/16-Bit Host , user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport , REGISTER / >0000 01F0 REFONT DRAM REFRESH COUNT >cooo 01E0 DPYADR DISPLAY ADDRESS >cooo 01 DO VCOUNT , memory interface functions including: â'¢ Frequency and type of DRAM refresh cycles â'¢ Pixel size â , lines. DRAM refresh is supported with a variety of modes including CAS-before-RAS refresh. TMS34010
-
OCR Scan
TMS34010-50 TMS34070NL TMS34061FN TMS4464 TMS34061 Texas Instruments 34010 TMS4461 TMS34010-40 8/16-B S34010 LAD11 LAD12

82c822

Abstract: la2 -d22 a65 606A (100-pin PQFP) 82C 606B (100 pin PQFP) Supports DRAM configurations up to 128MB Supports 3-3-3-3 pipeline DRAM burst cycles â'¢ Supports Pentium CPU address pipelining â'¢ 1X dock source, supporting systems running Pentium pro­ cessor bus clocks up to 66M H z DRAM post write , writethrough High-performance 32-bit local bus support â'¢ Fully programmable cache and DRAM read , CPU bus, the DRAM bus, the local bus, and the 8/16-bit ISA bus. â'¢ Turbo/slow speed selection
-
OCR Scan
82c822 la2 -d22 a65 82C546/82C547 256KB 512KB 128KB 0G0025

transistor fst 239

Abstract: m6258 RAMS1 RAMS2 H L L 64Kx1 bit (64KDRAM) 64Kx4bit (256K DRAM) H L 256Kx1 bit (256K , DRAM refresh circuit â'¢ SR A M /D R A M can be directly connected. Maxim um 16 M -bits (with 256K or 1M DRAM used) â'¢ Sampling frequency selection 3.9,5.2, 7.8kHz (for original oscilla­ tion , rise of RECM when DRAM is selected (Note 1) Time from starting of oscillation to rise of RECM , . D/SRAM Selects either DRAM or SRAM. Set the level to "H" if DRAM is to be used. RAMS1 RAMS2
-
OCR Scan
transistor fst 239 m6258 MSM6258V MSM6258/MSM6258V 80C85 MSM80C51 MSM80C85

85C471 sis

Abstract: 85c407 the powerful cache controller, the DRAM controller, the CPU interfaces, the bus controller, the data , Registers. The SiS85C471 supports the cache size up to 1 MB and the DRAM size up to 128 MB. The SiS85C471 , Read/Write Timing · Fast Page Burst Mode DRAM Controller - 4 Banks up to 128MB of DRAMs - 256K/512K/lM/2M:/4M/16MxN DRAM Type - Programmable DRAM Speed - Double-sided SIMMs · Two Programmable Non-Cacheable Regions (64KB-4MB area) · CAS before RAS Transparent DRAM Refresh · BIOS/Video ROM Cacheable ·
-
OCR Scan
85C471 85C471 sis 85c407 85C407 sis SIS 85C471 cyrix 486 S85C471 80486DX2/DX/SX/SL P24D/P24T/P24C 486S2 486DXL/DXL2

m6258

Abstract: transistor fst 239 memory 64Kx1 bit (64KDRAM) 64Kx4bit (256K DRAM) 256Kx1 bit (256K DRAM) 256Kx4bit (1M DRAM) 1Mx1bit (1M DRAM) Inhibited. 64K SRAM, 64K ROM 256K SRAM, 256K ROM ·SRAM, EPROM, Madk ROM Internal RAM access mode , RECM when DRAM is selected Time from starting of oscillation to rise of RECM when SRAM is selected Time , . Selects either DRAM or SRAM. Set the level to "H" if DRAM is to be used. According to the type of memory , O K I Semiconductor Teminal M S (ÜË) I/O 0 Function MSM6258/MSM6258V DRAM and SRAM control
-
OCR Scan
MSM6258 MSM6258VGSK SC2305 SC4M ym22 6258/M

Cyrix 486

Abstract: 486DLC . . . . . . . . . . . . . . . . . . . . Local DRAM Control Subsystem . . . . . . . . . . . . . . . , . . . . . . . . . . . . . . . . . . . . 8 3.1.6 DRAM Interface Signals . . . . . . . . . . . . . . , . . . . . . . . . . . . . . . . . 37 Figure 6-6 One-Wait State DRAM Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Figure 6-7 One-Wait State DRAM Page , State DRAM Burst Read, RAS# Inactive . . . . . . . . . . . . . . . . . . . . . . 40 Figure 6-9
OPTi
Original
82C499 486DLC Cyrix 486 dx2 82c499b1 isa bus master 386 t418 IBM Blue Lightning
Showing first 20 results.