500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Top Results

Part Manufacturer Description Datasheet BUY
DDR2-P-PM-U6 Lattice Semiconductor Corporation IP CORE DDR2 SDRAM CTLR ECP2M visit Digikey Buy
DDR2-P-P2-UT6 Lattice Semiconductor Corporation SITE LICENSE DDR2 SDRAM ECP2 visit Digikey Buy
DDR2-P-PM-UT6 Lattice Semiconductor Corporation SITE LICENSE DDR2 SDRAM ECP2M visit Digikey Buy
DDR2-P-P2-U6 Lattice Semiconductor Corporation IP CORE DDR2 SDRAM CTLR ECP2 visit Digikey Buy
DDR2-P-E3-UT6 Lattice Semiconductor Corporation SITE LICENSE DDR2 SDRAM ECP3 visit Digikey Buy
DDR2CTWB-M2-U Lattice Semiconductor Corporation IP CORE DDR2 SDRAM XO2 visit Digikey Buy

ddr2 16bit

Catalog Datasheet MFG & Type PDF Document Tags

MPC8321

Abstract: MPC8323e -bit DDR1/DDR2 16-bit; up to 66 MHz 32-bit; up to 66 MHz (3) 10/100; MII/RMII Full/low speed Yes Yes , No 266/333 Single RISC 32-bit DDR1/DDR2 16-bit; up to 66 MHz 32-bit; up to 66 MHz (3) 10/100 , 16/16 No 266/333 Single RISC 32-bit DDR1/DDR2 16-bit; up to 66 MHz 32-bit; up to 66 MHz (3) 10 , MPC8321E e300 16/16 No 266/333 Single RISC 32-bit DDR1/DDR2 16-bit; up to 66 MHz 32-bit; up to 66 , -bit double data rate (DDR1/DDR2) Engine subsystem communications engine · Time division multiplexing
Freescale Semiconductor
Original
MPC8323 MPC8321 516-PBGA MPC8323e Engine Control Unit diagram MPC8321 software DDR1 termination MPC8323E MPC603 MPC8323EPQIIFS

SM712

Abstract: USB34 ROM in Advantech EVA-X4300 32-bit/33 MHz 8/16-bit 8 MHz Default onboard DDR2 128 MB Chipset integrated , LAN x1 DDR2 16-bit x1 LPT1 GPIO COM3 COM4 PS2 K/B M/S Super I/O W83627HG PCI USB 2.0 DDR2 , PCA-6742 JFP1 USB12 LVDS1 LCD1 LPT1 INV1 LPT1 COM34 JWDT1 JOBS1 JACSE1 JFP2 USB34 GPIO1 VGA1 LANLED1 LAN1 SYSFAN1 PWR1 COM2 COM1 KBMS2 KBMS1 Advantech EVA-X4300 ISA Half-size SBC with VGA/LCD/LAN/CFC/USB and PC/104 Features Low power fanless EVA-X4300 Onboard 128/64 DDR2 RAM 10/100 Mbps
Advantech
Original
SM712 SMI SM712 ps2 controller diagram ttl to vga connector 1700008762 PC104 2002/95/EC RTL8100CL RJ-45 RS-232/422/485

ipic

Abstract: MPC830x -bit DDR2 with ECC 16/32-bit DDR2 with ECC 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz PCI Interface , DDR Memory 16-bit DDR2 up to 266/333 MHz (1 Gigabit) 32-bit (w/ECC) DDR2 at 266/333 MHz (2 Gigabit) 16/32-bit DDR/2 up to 266/333 MHz with and without ECC Local Bus 16-bit w/NAND/NOR, I2C boot support (Muxed addr/data bus) 16-bit w/NAND/NOR, I2C boot support 16-bit w/NAND boot
Freescale Semiconductor
Original
MPC8306 MPC8308 MPC8309 ipic MPC830x Linux PowerQUICC ddr2 16bit MPC830 RS-232 RS-485

E300 programming cable

Abstract: 128 MB DDR2 SDRAM 32-bit RISC Memory Controller 16/32-bit DDR2 with ECC 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz PCI Interface 32 , connector 16-pin SPI and IEEE 1588 header 16-pin GPIO header 128 MB DDR2 SDRAM 8 MB NOR flash memory 512 MB NAND flash memory 256 KB serial EEPROM 256 MB DDR2 SDRAM 8 MB NOR flash memory 512 MB
Freescale Semiconductor
Original
E300 programming cable 128 MB DDR2 SDRAM 16-pin JTAG CONNECTOR 6-pin JTAG header 1588 RS232 MPC8306/S RS232 RJ-11 MPC830XSOMFS
Abstract: Features also include a 16-bit double data rate (DDR2) Core Complex â'¢ High-performance , , resulting in a significant performance improvement e300 Core Complex 16 KB D-Cache 16-bit DDR2 , GPIO Interrupt Controller standards â'¢ DDR2 memory controllerâ'"one 16-bit interface up to 266 , 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit , Overview Power Architecture® technology, which includes USB 2.0 controller, a 16-bit local bus and Freescale Semiconductor
Original
MPC8306S MPC8306FS
Abstract: -bit RISC 32-bit RISC Memory Controller 16/32-bit DDR2 with ECC 16/32-bit DDR2 with ECC 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz , applications, 16/32-bit DDR2 Controller including I/O cards for low-end base stations, 16 KB D-Cache , , SPI GPIO, Interrupt Controller Or 16-bit GPIO time to market advantage through cost-effective , data rate (DDR2) memory controller Core Accelerators I/O with ECC support, 4 x CAN, 4 x Freescale Semiconductor
Original
MPC8309FS

mii to hdlc

Abstract: MPC8306S the ultra low-end MPC830x and a 16-bit DDR2 memory controller running a highly integrated, fully , 16-bit double data rate (DDR2) more efficient operations to be conducted memory controller, 4 x , -bit RISC 32-bit RISC 32-bit RISC Memory Controller 16/32-bit DDR2 16/32-bit DDR2 16-bit DDR2 with ECC with ECC 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8 , SDHC controller, a 16-bit local bus and two direct memory access (DMA) channels. performance
Freescale Semiconductor
Original
mii to hdlc power adapter 12v/5a pin Profibus USB RGMI MPC8606FSA4

MPC8309

Abstract: MPC8309-KIT Controller 16/32-bit DDR2 with ECC 16/32-bit DDR2 with ECC 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit , applications, 16/32-bit DDR2 Controller including I/O cards for low-end base stations, 16 KB D-Cache , 2 x DUART 12C, SPI GPIO, Interrupt Controller Or 16-bit GPIO through cost-effective , data rate (DDR2) memory controller Core Accelerators I/O with ECC support, 4 x CAN, 4 x , , low-power and cost- controller, a 32-bit peripheral component interconnect (PCI) controller, a 16-bit
Freescale Semiconductor
Original
MPC8309-KIT SDHC protocol hdlc QUICC Engine

mii to hdlc

Abstract: MPC830x-KIT evaluation · High-performance, low-power and cost- also include a 16-bit double data rate (DDR2 , future- e300 Core Complex 16 KB D-Cache 16-bit DDR2 Controller 16 KB I-Cache Up to 2 x , termination to meet evolving protocol standards · DDR2 memory controller-one 16-bit 2x DMA 2 x DUART , 32-bit RISC Memory Controller 16/32-bit DDR2 with ECC 16/32-bit DDR2 with ECC 16-bit DDR2 16-bit DDR2 Local Bus 8/16-bit up to 66 MHz 8/16-bit up to 66 MHz 8/16-bit up to
Freescale Semiconductor
Original
MPC830x-KIT Profibus UART

STB6110

Abstract: STi5211 with standard definition (SD) component and composite output Unified DDR2 16-bit interface operating , clocks CPU FDMA ST40-4/300 (x2) PTI DDR-2 SDRAM Memory VDP aux Transport/SEC , WiFi. Figure 1. STi5211 applications 2 x 128 MB DDR2-333 MHz 16 IR Rx UHF Rx 27
STMicroelectronics
Original
STB6110 STi5211 jtag sti5211 dvb-s2 card st231 STI5202 ST40-300 ST231 333MH

1134 scr

Abstract: 8b 10b m-phy bi-directional. · A 32-bit DDR2-533 SDRAM interface with up to 2133 Mbps of throughput. · A 16-bit multiplexed , memory interface. For a 16-bit DDR2 memory interface with a 533.3-MHz DDR2 data rate, the theoretical , to 32-Bit DDR2 786 786 1503 1504 2133 36.9 36.9 70.5 70.5 16-Bit DDR2 to 16-Bit DDR2 321 321 459 459 1066 30.1 30.1 43 43 16-Bit DDR2 to , to 16-Bit DDR2 708 708 1032 1033 1066 66.4 66.4 96.8 96.8 16-Bit DDR2
Texas Instruments
Original
1134 scr 8b 10b m-phy 8-2464 cpu 1558 ddr2 ram MPPS 472 TMS320C6472/TMS320TCI6486 C6472/TCI6486 608KB 768KB 533-MH 512MB

Implementation of DDR2 on AT91SAM9G45 Devices

Abstract: MT47H64M8CF-3 : · One multi-port DDR2 controller that supports 16-bit DDR2 or 16-bit LP-DDR memories only · One single-port DDR2 controller that supports 16-bit DDR2, 16-bit LP-DDR, 16- or 32-bit SDR or LP-SDR memories , (DDR2C) extends the memory capabilities of a chip by providing the interface to an external 16-bit DDR2 , supports byte (8-bit) and half-word (16-bit) accesses. The DDR2 controller supports a read or write burst , by providing the interface to 16-bit DDR2, 16-bit LP-DDR, 16-bit or 32-bit SDR or LD-SDR external
Atmel
Original
Implementation of DDR2 on AT91SAM9G45 Devices MT47H64M8CF-3 MT47H64M8CF AT91SAM9 DDR2 AT91SAM9g45-EKes ddram AT91SAM9G45

C6748 EDMA

Abstract: OMAP-L138 setup USB / DDR2 16-bit Async EMIF 16-bit MMC/SD (2) Bluetooth Connectivity Pricing: $18.60 @ 1Ku , Floating-Point DSP OMAP-L11x ­ ARM + Co-Processor OMAP-L10x ­ ARM only mDDR/DDR2, McASP/McBSP, SATA,UPP , engine and iDMA engine Smaller code size 16-bit compact instructions SPLOOP buffer 100% upward object code compatible w/C6000 fixed & floating C64x+ C64x SPLOOP and 16bit instructions for , memories Advanced fixedpoint instructions Four 16-bit or eight 8-bit MACs Two-level cache FIXED
Texas Instruments
Original
OMAP-L138 OMAPL138 C6748 EDMA OMAP-L138 setup USB interrupts of arm9 UART Program Examples ARM TMDXOSKL138BET edma3 c6748 C6000 DM644 DM646 OMAP35 C5000 C2000

JESD79-2c

Abstract: P6860 bus that is four times wider than the external bus. For example, a 16-bit wide DDR2 memory uses a 64 , -bit fetch and loads it into four 16-bit prefetch buffers. During the DDR2 burst cycle these four registers , internal bus. The DDR/DDR2/mobile-DDR controller supports converting these 32-bit transactions into 16-bit , chip selects, and a 16-bit wide bus. Table 1. DDR2 Feature Implementation Guide DDR2 Feature/Option , . Correct burst sequence support for burst of 8. Critical word first support included. 144-pin DDR2 16-bit
Freescale Semiconductor
Original
JESD79-2c P6860 DDR2 Considerations for Designing DDR2 layout guidelines SODIMM ddr2 P6880 AN3522 MCF5445

mpc8314

Abstract: PSC9131RDB 2.0 2.0 2.0 2.0 Full/ Low 2.0 2.0 2 x 2.0 2.0 Full/ Low 2.0 Full/ Low 2 x 2.0 2.0 2.0 DDR1/2 Memory 16-bit DDR2 16-bit DDR2 16/32-bit DDR2 16/32-bit DDR2 16/32-bit 16/32-bit 16/32-bit 32-bit 32-bit 32/64-bit 32 , Full/Low 3 x 2.0 Full/Low 1.1 Full/Low 2.0 Full/Low Memory DDR1/2 DDR2/3 DDR2/3 DDR1 DDR1 DDR1/2 DDR1/2 DDR1/2 DDR1/2 DDR1/2 DDR1 DDR1 DDR1/2 DDR1/2 DDR2/3 DDR2/3 Constant Features · I/D cache memory: 32 , Hardware PCIe 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 4 3 3 4 4 USB sRIO GPIO DDR2/3 Memory 1 1 2 2 2 2 1 1 1 1
Freescale Semiconductor
Original
MPC8548 BSC9130 BSC9131 PPCEVAL-CDS-8548 mpc8314 PSC9131RDB T4240 P3041ds P1022DS MPC870 MPC875 MPC880 MPC885 MPC85 MPC86

block diagram of wifi enabled robo

Abstract: powerline ethernet adapter schematic diagram connectivity to · Dual integrated DDR2/DDR3 Based on Freescale's 90 nm silicon-on-insulator network , increase and represent the next double data rate (DDR2/DDR3) memory step in continuous innovation , full ECC support, supporting: 333 MHz clock rate (667 MHz data rate), 64-bit, 1.8V SSTL, DDR2 , Acceleration Coherency Module 64-bit DDR/DDR2 SDRAM Controller Perf Mon DUART 2 x I2C Timers , High internal processing bandwidth The MPC8568E family consists of the · Integrated DDR/DDR2
Freescale Semiconductor
Original
block diagram of wifi enabled robo powerline ethernet adapter schematic diagram ADSL2 DSLAM chipset VSC7385 EEMB GL850A MPC8572E MPC8560E MPC8555E MPC8548E MPC8541E MPC8540

serverengines

Abstract: 82801JR support Two independent 10/100 Ethernet Controllers with RMII support Memory Management Unit (MMU) DDR2 16-bit , (Optional) On-board ServerEngines* LLC Pilot II Controller Integrated 2D Video Controller 64 MB DDR2
-
Original
MFS5520VI E64311-007 serverengines 82801JR DDR3 microcontroller architecture mini pcie connector 52 pin vertical socket 1366 pinout
Abstract: SDRAM with 128-MB Address Space ­ DDR2/Mobile DDR Memory Controller with one of the following: · 16-Bit DDR2 SDRAM with 256-MB Address Space · 16-Bit mDDR SDRAM with 256-MB Address Space One Configurable , "16-Bit DDR2 SDRAM With 512 MB Address Space" bullet to "16-Bit DDR2 SDRAM With 256 MB Address Space , C6742 DDR2, 16-bit bus width, up to 156 MHz Mobile DDR, 16-bit bus width, up to 150 MHz Asynchronous (8 , Clocks · Fixed-Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight Texas Instruments
Original
TMS320C6742 SPRS587D TMS320C6742TM 16550-T ISO/TS16949

40E-4

Abstract: Library 1.8V or 3.3V LVCMOS IOs (except DDR2 interfaces) Two External Memory Interfaces: ­ EMIFA · NOR (8-/16-Bit-Wide Data) · NAND (8-/16-Bit-Wide Data) · 16-Bit SDRAM With 128 MB Address Space ­ DDR2/Mobile DDR Memory Controller · 16-Bit DDR2 SDRAM With 512 MB Address Space or · 16-Bit mDDR SDRAM With 256 MB , UHPI General-Purpose Input/Output Port C6742 DDR2, 16-bit bus width, up to 156 MHz Mobile DDR, 16-bit , Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight 8 x 8
Texas Instruments
Original
40E-4 SPRS587C 8-/16-B 200-MH

0X0075

Abstract: ic 7804 Library 1.8V or 3.3V LVCMOS IOs (except DDR2 interfaces) Two External Memory Interfaces: ­ EMIFA · NOR (8-/16-Bit-Wide Data) · NAND (8-/16-Bit-Wide Data) · 16-Bit SDRAM With 128 MB Address Space ­ DDR2/Mobile DDR Memory Controller · 16-Bit DDR2 SDRAM With 512 MB Address Space or · 16-Bit mDDR SDRAM With 256 MB , Port [McBSP] eHRPWM eCAP UHPI General-Purpose Input/Output Port 2 C6742 DDR2, 16-bit bus width, up , Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight 8 x 8
Texas Instruments
Original
0X0075 ic 7804
Showing first 20 results.