PRELI NARY MATRIX 80-0UT SEGMENT DRIVER GENERAL DESCRIPTION

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

PRELI NARY MATRIX 80-0UT SEGMENT DRIVER GENERAL DESCRIPTION

Datasheet Thumbnail

Top Searches for this datasheet

PRELI NARY MATRIX 80-0UT SEGMENT DRIVER
GENERAL DESCRIPTION
NJU6416 serial input, 80-out segment driver matrix LCDs, especially useful extension driver controller drivers like NJU6426.
consists bidirectional shift register, 80-bit latch, 80-out high voltage drivers.
bidirectional shift register performs efficient extension driver allocation according nunfcer characters easy wiring with panel.
80-driver level voltage input drive LCD, adjustable driving voltage according panel supplied from external power source.
FEATURES
Segment Drivers
80-bit Shift Register
Bidirectional Shift Register)
Shift Direction Select Terminal
Fast Data Transmission Shift Clock min.)
External Power Supply Driving Voltage
Driving Voltage 3.0V 13.5V
Operating Voltage
Package Outline QFPIOO/Chip
C-MOS Technology
BLOCK DIAGRAM
SEGl SEG40 SB6BO
5-684-New dopa* Radio
PACKAGE OUTLINE
NJU6416F
CONFIGURATION
WWWWWWWW WWWWWWWWWWWMWWWW
wwrocoDicorara
nnnnnnnnnnnnnnnnnnnnnnnnnnnnnn
uuuuuuuuuuuuuuuuuuuuuuuuuuuuuu
WWWUtdWWW WWUWWtxlMW
(flniacowMMra (oratstncaunto Mcocorantocnra
TERMINAL DESCRIPTION
SYMBOL FUNCTION
1-30 51-100 SEGso segment driving terminal. Each terminal corresponds each shift register
Data input terminal. terminal fixed input terminal regardless shift direction. Display data input synchronized with clock signal.
Data output terminal. terminal fixed output terminal regardless shift direction. data output synchronized with clock signal.
Shift register clock pulse input terminal. data shifted shift register falling edge clock pulse. data setip time hold time required between data input SCL. Clock pulse rising time falling time should less than 50ns(MAX) respectively.
Shift direction select terminal. Shift direction from 80th bit. Shift direction from 80th bit. terminals fixed input output terminal respectively regardless this terminal input level.
Latch pulse input terminal. data shift register lajctjed Latch ^his signal. Data writing, Data latch
Alternate signal input driving.
Power supply terminal (connect controllers terminal) Power supply terminal (connect controller's terminal)
32,34,35,33 Vo,V2,V3,V5 vssh driving power source terminals. Vdd^Vo^V^Vs^Vb^Vsbh
38,43,45 47-50 connection.(Normally open)
papati Radio Collii.
5-685
FUNCTIONAL DESCRIPTION
Shift register control
80-bit shift register bidirectional register.
shift direction 80-bit bidirectional shift register shown below:
Control Terminal Irput Shift Direction
Wj^M
(Note) terminals fixed input output terminal respectively regardless input level.
driver output truth table
Input Data Iect on/Norr 1ect Driver Output (SEGi SEG80)
Selection
selection
ABSOLUTE MAXIMUM RATINGS
PARAMETER SYMBOL RATINGS UNIT
Supply Voltage
Supply Voltage Note Vdd-13.5 Vdd+0.3
Input Voltage Vdd+0.3
Operating Temperature Topr
Storage Temperature Tstg
Note relation Vdd^Vo^V2^V3^V.>^Vssh must maintained.
5-686
NeugapanRadio CoMd
NJU641e
ELECTAfCAL CHARACTERISTICS
Characteristics Ta=-20
PARAMETER SYMBOL CONDITIONS UNIT
Input Voltage Notel) 0.8Vdd
0.2Vdd
Input Current Notel)
Output Voltage Note2) -40juA
0.4mA
Driver On-resistance Note3) 0.05mA
Operating Current Logic Part LM.LP=130jus cycle, SCL=1.5MHz. Every Inverted Data. Load.
Operating Current Driver Part LM,LP=130jjs cycle, SCL=1.5MHz. Every Inverted Data. Load.
Driving Voltage Vlcd Vssh Terminal, Vdd=5V Vdd-3.0 Vdd-13.5
Note Apply SCL, terminals.
Note Apply terminal.
Note Apply SEGi SEGso terminals.
Characteristics
PARAMETER SYMBOL CONDITIONS UNIT
Propagation Delay Time Tplh (hl)
Maximim Operating Frequency Duty
Pulse Width
Pulse Width
Time Tset
Time
Time
Data Hold Time Thold
Rise, Fall Time Tfs,
Rise, Fall Time Tfl,
fapan Radio
5-687
CHARACTERISTICS TIMING CHART
5-688
Coglici
TIMING CHART
Bias, 1/16 Duty Ratio
FRAME
SIGNAL
XZXIDCX":":/:::" xixzxzxzn
LATCH DATA
rLTLTLTLTUn
LATCH-
xzjozX xzx. tjcj
rLru~Ln_n_n
LM_n_n_n_a_j ltltlti
VSSH
SEGMENT SIGNAL OUTPUT TIMING
ttMSD
PARAMETER SYMBOL CONDITIONS UNIT
Output Delay Time Tlpsd 100pF
Output Delay Time Tlmsd lOOpF
fapan Radio Co.,IM
5-689
DRIVING WAVEFORM EXAMPLE Bias, 1/16 Duty Ratio
Cornnon
COM!
COM,
COM,, COMis COM,,
Segment
SEG>
Cannon COMi Segment SEGi (Selection Waveform)
SEGi
Vlcd
3/5Vlcd
Vlcd
-1/5 Vlcd 3/5Vlcd
Note
LJ.I.L
Common COM? -Segment SEGi
(Non-se lection Waveform)
Vlcd Vlcd 1/5Vle -3/5Vl( -Vlcd
Frame
Note case terminal connected Vdd.
5-69Q
gapan Radio
APPLICATION CIRCUIT
24-character 4-line Display Example (NJU6426 NJU6416)
Natu ^apan Radio Co.,IM.
5-691

PRELI NARY MATRIX 80-0UT SEGMENT DRIVER GENERAL DESCRIPTION

Top Searches for this datasheet

Other recent searches