PRELI NARY MATRIX 8O-OUT SEGMENT DRIVER NJU6415 serial input, 80-

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

PRELI NARY MATRIX 8O-OUT SEGMENT DRIVER NJU6415 serial input, 80-

Datasheet Thumbnail

Top Searches for this datasheet

PRELI NARY MATRIX 8O-OUT SEGMENT DRIVER
NJU6415 serial input, 80-out segment driver matrix LCDs, especial useful extension driver controller drivers like NJU6426.
consists bidirectional shift register, 80-bit latch, 80-out high voltage drivers.
bidirectional shift register perforins efficient extension driver allocation according number characters easy wiring with panel.
80-driver level voltage input drive LCD, adjustable driving voltage according panel supplied from external power source.
NJU6415F
FEATURES
Segment Drivers 80-bit Shift Register
(Bidirectional Shift Register) Shift Direction Select Terminal Fast Data Transmission Shift Clock min.) External Power Supply Driving Voltage Driving Voltage 3.0V 13.5V Operating Voltage Package OutI QFPIOO/Chip C-MOS Technology
BLOCK DIAGRAM
SEGl
SEG40
5-676
Ivuu tiri
000t>345 30*}
This Material Copyrighted Respective Manufacturer
CONFIGURATION
WWWWtsJfcdWW UIxlbllxlLilUUltt)
wtntanrooitoM MtocummnnmncQoiraMmcoKi
nnnnnnnnnnnnnnnnmnnnnnnnnnnnn
wwwwwwwu
GQCQ COCO
TERMINAL DESCRIPTION
SYMBOL FUNCTION
1~30 51-100 SEG3o~SEGi segment driving terminal. Each terminal corresponds each shift register
Data input terminal. terminal fixed input terminal regardless shift direction. Display data input synchronized with clock signal.
Data output terminal. terminal fixed output terminal regardless shift direction. data output synchronized with clock signal.
Shift register clock pulse input terminal. data shifted shift register falling edge clock pulse. data setip time hold time required between data input SCL. Clock pulse rising time falling time should less than 50ns (MAX) respectively.
Shift direction select terminal. Shift direction from 80th bit. Shift direction from 80th bit. terminals fixed input output terminal respectively regardless this terminal input level.
Latch pulse input terminal. data shift register latc[jea Latch "{his signal. Data writing, Data latch
Alternate signal input driving.
Power supply terminal (connect controller's terminal) Power supply terminal (connect controller's terminal)
33,35,34,32 Vo,V2,V3,V5 VSSH driving power source terminals.
38,43,45 47-50 connection.(Normal open)
Co^Iid.-5-677
^5^003 00Gb34b
This Material Copyrighted Respective Manufacturer
FUNCTIONAL DESCRIPTION
Shift register control
80-bit shift register bidirectional register.
shift direction 80-bit bidirectional shift register shown below:
Control Terminal Input Shift Direction
(Note) terminals fixed input output terminal respectively regardless input level.
driver output truth table
ABSOLUTE MAXIMUM RATINGS
PARAMETER SYMBOL RATINGS UNIT
Supply Voltage
Supply Voltage Note Vo,V2.V3,VB,Vs8h Vdd-13.5 Vdd+0.3
Input Voltage Vdd+0.3
Operating Tenperature Topr
Storage Temperature Tstg
Note relation Vdd^Vo^V2^V3^V5^Vssb must maintained.
5-678-New 2ap<ui Radio Co.,Hd-
This Material Copyrighted Respective Manufacturer
Input Data 1ect on/Norrse1ect Driver Output (SEGi SEG80)
Selection
(Vdd)
Non-selection
ELECTRICAL CHARACTERISTICS
Characteristics Ta=-20
PARAMETER SYMBOL CONDITIONS UNIT
Input Voltage Notel) 0.8Vdd
0.2Vdd
Input Current Notel)
Output Voltage Note2)
0.4mA
Driver On-resistance Note3) 0.05mA
Operating Current Logic Part LM,LP=130xis cycle, SCL=1.5MHz. Every Inverted Data. Load.
Operating Current Driver Part LM,LP=130jl/s cycle, SCL=1.5MHz. Every Inverted Data. Load.
Driving Voltage Vlcd Vssh Terminal, Vdd=5V Vdd-3.0 Vdd-13.5
Characteristics
PARAMETER SYMBOL CONDITIONS UNIT
Propagation Delay Time Tplh(hl)
Maximum Operating Frequency Duty
Pulse Width
Pulse Width
Time Tset
Time
Time
Data Hold Time Thold
Rise, Fall Time Trs,
Rise, Fall Time Trl,
Note Apply SCL, terminals.
Note Apply terminal.
Note Apply SEGi SEGso terminals.
Qnnn-
This Material Copyrighted Respective Manufacturer
5-679
djRq
CHARACTERISTICS TIMING CHART
btbvdx
.BVD
Vi.SUD
EOLD
gVDD^
5-680-Nolana* Radia CaJJd.-
tSbTfl03
This Material Copyrighted Respective Manufacturer
TIMING CHART
Bias, 1/16 Duty Ratio
Fraae Simal
(]Line[]Linepllnef]Line pLine[]Line^Line^Llne[]Linen
DATA-
zrzxzxzr::;;
enlarge
-finruuiji
p_n_n_n_n_n
LATCH-
DATA
lu-TWISISI.
Ji_IL
SEGMENT SIGNAL OUTPUT TIMING
\MVm
tLMSD
PARAMETER SYMBOL CONDITIONS UNIT
Output Delay Time Tlpsd lOOpF
Output Delay Time Tlmsd lOOpF
faxm Radio aootaso
This Material Copyrighted Respective Manufacturer
DRIVING WAVEFORM EXAMPLE
Bias, 1/16 Duty Ratio
Couon
COM, COM.o COM,,
l(T\fW
COMj
Segient
Couon OONt-Segaent SECt (Selection Vavefora)
Coaaon COMj-Segaent SEG, (Non-select lavefora)
vlcd
Vlcd
Vlcd
Vlcd
-Vlcd
:;:::::::
Note case terminal connected Vdd.
5-682-NeutoaanRadio Coglici
^5^003 OOObBSl bfl2
This Material Copyrighted Respective Manufacturer
APPLICATION CIRCUIT
24-character 4-line Display Example (NJU6426 NJU6415)
SEGl
EG40
Matrix Panel 24-character, 4-line
SEGl
gapan Radio Co,UcL-5-683
b5bT663 000b352
This Material Copyrighted Respective Manufacturer

PRELI NARY MATRIX 8O-OUT SEGMENT DRIVER NJU6415 serial input, 80-

Top Searches for this datasheet

Other recent searches