February 2001 Revised March 2002 74LCXH162373 Voltage 16-Bit Tran
|
|
|
Top Searches for this datasheet
74LCXH162373 Voltage 16-Bit Transparent Latch with Bushold Series Resistor Outputs
February 2001 Revised March 2002
74LCXH162373 Voltage 16-Bit Transparent Latch with Bushold Series Resistor Outputs
LCXH162373 contains sixteen non-inverting latches with 3-STATE outputs intended oriented applications. device byte controlled. flip-flops appear transparent data when Latch Enable (LE) HIGH. When LOW, data that meets setup time latched. Data appears when Output Enable (OE) LOW. When HIGH, outputs high impedance state. LCXH162373 designed voltage (2.5V 3.3V) applications with capability interfacing signal environment. series resistor helps reduce output overshoot undershoot. LCXH162373 fabricated with advanced CMOS technology achieve high speed operation while maintaining CMOS power dissipation. LCXH162373 data inputs include active bushold circuitry, eliminating need external pull-up resistors hold unused floating data inputs valid logic level.
Features
tolerant control inputs outputs 2.3V-3.6V specifications provided Equivalent series resistors outputs Bushold inputs eliminates need external pull-up/pull-down resistors (VCC 3.3V), Power down high impedance inputs outputs output drive (VCC 3.0V) Implements patented noise/EMI reduction circuitry Latch-up performance exceeds performance: Human body model 2000V Machine model 200V Also packaged plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Ordering Code:
Order Number 74LCXH162373GX (Note 74LCXH162373MEA 74LCXH162373MEX 74LCXH162373MTD 74LCXH162373MTX Package Number BGA54A (Preliminary) MS48A MS48A MTD48 MTD48 Package Description 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE REEL] 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL] 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE REEL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE REEL]
Note package available Tape Reel only.
Logic Symbol
2002 Fairchild Semiconductor Corporation
DS500445
www.fairchildsemi.com
74LCXH162373
Connection Diagrams
Assignment SSOP TSSOP
Descriptions
Names I0-I15 O0-O15 Description Output Enable Input (Active LOW) Latch Enable Input Inputs (Bushold) Outputs (Bushold) Connect
FBGA Assignments
Truth Tables
Inputs Assignment FBGA Inputs (Top Thru View) I8-I15 I0-I7 Outputs O0-O7 Outputs O8-O15
HIGH Voltage Level Voltage Level Immaterial High Impedance Previous before HIGH-to-LOW transition Latch Enable
www.fairchildsemi.com
74LCXH162373
Functional Description
LCXH162373 contains sixteen D-type latches with 3-STATE standard outputs. device byte controlled with each byte functioning identically, independent other. Control pins shorted together obtain full 16-bit operation. following description applies each byte. When Latch Enable (LEn) input HIGH, data enters latches. this condition latches transparent, i.e. latch output will change state each time input changes. When LOW, latches store information that present inputs setup time preceding HIGH-to-LOW transition LEn. 3-STATE standard outputs controlled Output Enable (OEn) input. When LOW, standard outputs 2-state mode. When HIGH, standard outputs high impedance mode this does interfere with entering data into latches.
Logic Diagrams
Please note that this diagram provided only understanding logic operations should used estimate propagation delays.
www.fairchildsemi.com
74LCXH162373
Absolute Maximum Ratings(Note
Symbol IGND TSTG Parameter Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Source/Sink Current Supply Current Supply Ground Current Ground Storage Temperature OEn, Value Conditions Units Output 3-STATE Output HIGH State (Note
-0.5 +7.0 -0.5 -0.5V 7.0V -0.5 +7.0 -0.5 ±100 ±100 +150
Recommended Operating Conditions (Note
Symbol IOH/IOL Supply Voltage Input Voltage Output Voltage Output Current HIGH State 3-STATE 3.0V 3.6V 2.7V 3.0V 2.3V 2.7V Free-Air Operating Temperature Input Edge Rate, 0.8V-2.0V, 3.0V Parameter Operating Data Retention Units
ns/V
Note Absolute Maximum Ratings those values beyond which safety device cannot guaranteed. device should operated these limits. parametric values defined Electrical Characteristics tables guaranteed Absolute Maximum Ratings. "Recommended Operating Conditions" table will define conditions actual device operation. Note Absolute Maximum Rating must observed. Note Floating unused control inputs must HIGH LOW.
Electrical Characteristics
Symbol Parameter HIGH Level Input Voltage Level Input Voltage HIGH Level Output Voltage -100 Level Output Voltage Input Leakage Current Conditions 0.55 ±5.0 -40°C +85°C Units
www.fairchildsemi.com
74LCXH162373
Electrical Characteristics
Symbol II(HOLD) Parameter Bushold Input Minimum Drive Hold Current
(Continued)
-40°C +85°C -300 -450 ±5.0
Conditions 0.7V 1.7V 0.8V 2.0V
Units
II(OD)
Bushold Input Over-Drive Current Change State
(Note (Note (Note (Note
IOFF
3-STATE Output Leakage Power-Off Leakage Current Quiescent Supply Current Increase Input
5.5V 3.6V 5.5V (Note -0.6V
Note Outputs disabled 3-STATE only. Note external driver must source least specified current switch from LOW-to-HIGH. Note external driver must sink least specified current switch from HIGH-to-LOW.
Electrical Characteristics
-40°C +85°C, Symbol Parameter 3.3V 0.3V tPHL tPLH tPHL tPLH tPZL tPZH tPLZ tPHZ tOSHL tOSLH Setup Time, Hold Time, Pulse Width Output Output Skew (Note Output Disable Time Propagation Delay Propagation Delay Output Enable Time 2.7V 2.5V 0.2V Units
Note Skew defined absolute value difference between actual propagation delay separate outputs same device. specification applies outputs switching same direction, either HIGH-to-LOW (tOSHL) LOW-to-HIGH (tOSLH). Parameter guaranteed design.
www.fairchildsemi.com
74LCXH162373
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak Quiet Output Dynamic Valley Conditions 3.3V, 2.5V, 3.3V, 2.5V, 25°C Typical 0.35 0.25 -0.35 -0.25 Units
Capacitance
Symbol COUT Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter Conditions Open, 3.3V, 3.3V, VCC, Typical Units
www.fairchildsemi.com
74LCXH162373
LOADING WAVEFORMS Generic Family
FIGURE Test Circuit includes probe capacitance) Test tPLH, tPHL tPZL, tPLZ tPZH, tPHZ Switch Open 0.3V, 2.7V 0.2V
Waveform Inverting Non-Inverting Functions
3-STATE Output High Enable Disable Times Logic
Propagation Delay. Pulse Width trec Waveforms
Setup Time, Hold Time Recovery Time Logic
3-STATE Output Enable Disable Times Logic FIGURE Waveforms (Input Characteristics; MHz, Symbol 3.3V 0.3V 1.5V 1.5V 0.3V 0.3V 2.7V 1.5V 1.5V 0.3V 0.3V
trise tfall
2.5V 0.2V VCC/2 VCC/2 0.15V 0.15V
www.fairchildsemi.com
74LCXH162373
Schematic Diagram Generic Family
www.fairchildsemi.com
74LCXH162373
Physical Dimensions inches (millimeters) unless otherwise noted
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A Preliminary
www.fairchildsemi.com
74LCXH162373
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A
www.fairchildsemi.com
74LCXH162373 Voltage 16-Bit Transparent Latch with Bushold Series Resistor Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48
Fairchild does assume responsibility circuitry described, circuit patent licenses implied Fairchild reserves right time without notice change said circuitry specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT FAIRCHILD SEMICONDUCTOR CORPORATION. used herein: Life support devices systems devices systems which, intended surgical implant into body, support sustain life, whose failure perform when properly used accordance with instructions provided labeling, reasonably expected result significant injury user. critical component component life support device system whose failure perform reasonably expected cause failure life support device system, affect safety effectiveness. www.fairchildsemi.com
www.fairchildsemi.com
Other recent searches
PC3Q64 - PC3Q64 PC3Q64 Datasheet
MAC-51 - MAC-51 MAC-51 Datasheet
LTC4309 - LTC4309 LTC4309 Datasheet
FDC37N769 - FDC37N769 FDC37N769 Datasheet
AN1821 - AN1821 AN1821 Datasheet
AN1329 - AN1329 AN1329 Datasheet
AM93LC56 - AM93LC56 AM93LC56 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
