Implement 3.3Vdual using AIC1521 AIC1117 Supply IAPC Motherboard

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Implement 3.3Vdual using AIC1521 AIC1117 Supply IAPC Motherboard

Datasheet Thumbnail

Top Searches for this datasheet

AN00-005
Implement 3.3Vdual using AIC1521 AIC1117 Supply IAPC Motherboard
Stanley Chen
Today, need remain constantly connected outside world, same time consume minimum power. Even looking "idle", still possible receive message from Internet incoming phone call. must from "sleep" mode "on" mode automatically, that Instantly Available (IAPC) IAPC appears "off", come back full ready state within couple seconds respond waking-up time service request. order meet these requirements, ACPI (Advanced Configuration Power Interface) been defined Intel, Microsoft, Toshiba. "sleep" state IAPC called "Suspend RAM", also means state This implemented utilizing: Split power planes system design auxiliary power sources (VAUX) dual mode power distribution.
However, fully supports ACPI power management, additional signal defined power source. Which delivers power add-in card generation power management events when main power card been turned software, that 3.3VDUAL (pin #A14)
Operation Description
3.3VDUAL output intended power subsystem such computer's (Peripheral Component Interconnect) slot. 3.3VDUAL generated parts, from VCC3, other from 5VSBY. Which shown figure When main power VCC3 provided, MOSFET turned switch, that input output connected. When main power provided, power switch AIC1521 controlled control logic, then connecting AIC1117 output, which generating regulated 3.3V, output, from 5VSBY. MOSFET must connected shown figure that avoid back-feed.
2000
AN00-005
VCC3 AIC1117-33CY 5VSBY VOUT 3.3V Dual 220mF
VOUT 10mF
AIC1521-1
PWRGOOD
R3=6.2kW R4=100kW C3=0.1mF C4=0.001mF AIC1117-33 SOT-223 package AIC1521-1 SOT-89-5
Figure AIC1117 AIC1521 IAPC 3.3Vdual solution
state switches controlled PWRGOOD (PWR_OK) table table lines. Figure below illustrates simplified block diagram with truth
Both 5VSBY VCC3
Table 3.3Vdual output truth table
timing
speak power sources power currently mainstream industry. According specification 2.03, Time PS_ON, PWR_OK, Germane voltage rails should figure below: PWRGOOD 3.3VDUAL from 5VSBY
AN00-005
Figure Power Supply Timing Time Description Power time Rise time Power delay Power rise time loss PWR_OK hold-up time Power-down warning Typical value 500ms 0.1mst220ms 100mst3500ms T410ms T516 t61ms
time which 3.3V5V above under voltage threshold (usually 95%). PWROK pulled high after time which PWR_OK pulled before 3.3V5V falls below under voltage threshold power delay should less than 500ms power hold-up time more than 16ms powers. Basically, those most important parameters 3.3VDUAL output switched between sources. Figure shows once system wakes from sleeping (S3) state, PS_ON pulled that output rises after period time, that power-on time. following figures show relationship between output PS_ON Figure From
AN00-005
Figure From After while, PWR_OK rises logic high that indicate power status output. power delay ensure stability output quality. Note that important parameter, called Power-down warning, pull PWR_OK before failure output, shown figures below:
Figure From
IAPC Application
AIC1521-1 implemented here 500mA-power switch, which originally used integrated highside power switch self-powered bus-powered application. it's implemented pure switch continuous 800mA current guaranteed switching 3.3V output, which considered sources 3.3Vdual output application motherboard (IAPC function). However, AIC1117 implemented here quite widespread used industry, which provides 800mA continuous output current with dropout fast transient response. R3,C3,R4, form delay function, which causes overlap between sources. When source switches other unacceptable drop switching would longer exist, even smaller output capacitor attached. Figure Figure show transit from with 700us delay (R4,C4) from with delay (R3,C3) transitions, respectively, 300mA output current from active load (Chroma 63010).
Figure From
AN00-005
Figure From
Figure From
75mV variation less than range 3.3VDUAL specified.
Figure figure show transit from with 700us delay (R4,C4) from with delay (R3,C3) transitions, respectively, 800mA output current from active load (Chroma 63010).
800mA capability already covered maximum output capibility 5VSBY (720mA) from power application 800mA. 140mV variation still under tolerance.
Figure From
Figure From
AN00-005
Conclusion
Instantly Available require unique Power Management devices provide regulated voltage sources intelligent switches between power sources. This solution allows motherboard manufactures meet power requirement IAPC only providing outstanding performance also reducing total cost, components easy market. Keeping output capacitor, which larger than 220uF close possible output node, ensures stability system. highly recommended. questions? Call applications assistance.
References
AIC1521 data sheet power switch from Analog Integrated Corp. AIC1117 data sheet from Analog Integrated Corp. III. IAPC system power delivery requirements recommendations Rev1.0 from Intel Corp. power management interface specification Rev1.1 from PCISIG

Implement 3.3Vdual using AIC1521 AIC1117 Supply IAPC Motherboard

Top Searches for this datasheet

Other recent searches