The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

3.3V 256K CMOS SRAM Features Industrial commercial temperature Or


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



AS7C32096A
3.3V 256K CMOS SRAM Features
Industrial commercial temperature Organization: 262,144 words bits Center power ground pins High speed
10/12/15/20 address access time 4/5/6/7 output enable access time
Equal access cycle times Easy memory expansion with inputs TTL-compatible, three-state JEDEC standard packages protection 2000 volts Latch-up current
44-pin TSOP
power consumption: ACTIVE
power consumption: STANDBY
28.8 CMOS
Logic block diagram
Input buffer
arrangements
44-pin TSOP
decoder
262,144 Array (2,097,152)
Sense
I/O1
I/O8 Column decoder
Control Circuit
I/O1 I/O2 I/O3 I/O4
I/O8 I/O7 I/O6 I/O5
Selection guide
Maximum address access time Maximum output enable access time Maximum operating current Maximum CMOS standby current Industrial Commercial Unit
2/24/05,
Alliance Semiconductor
Copyright Alliance Semiconductor. rights reserved.
AS7C32096A
Functional description
AS7C32096A high-performance CMOS 2,097,152-bit Static Random Access Memory (SRAM) device organized 262,144 words bits. designed memory applications where fast data access, power, simple interfacing desired. Equal address access cycle times (tAA, tRC, tWC) 10/12/15/20 with output enable access times (tOE) 4/5/6/7 ideal high-performance applications. chip enable input permits easy memory expansion with multiple-bank memory systems. When high device enters standby mode. device guaranteed exceed 28.8mW power consumption CMOS standby mode. write cycle accomplished asserting write enable (WE) chip enable (CE). Data input pins I/O1-I/O8 written rising edge (write cycle (write cycle avoid contention, external devices should drive pins only after outputs have been disabled with output enable (OE) write enable (WE). read cycle accomplished asserting output enable (OE) chip enable (CE), with write enable (WE) high. chip drives pins with data word referenced input address. When either chip enable output enable inactive, write enable active, output drivers stay high-impedance mode. chip inputs outputs TTL-compatible, operation from single 3.3V supply voltage. This device available industry standard 44-pin TSOP package.
Absolute maximum ratings
Parameter Voltage relative Voltage relative Power dissipation Storage temperature (plastic) Temperature with applied current into output (low) Symbol Tstg Tbias IOUT -0.5 -0.5 +5.0 +0.5 +150 +125 Unit
NOTE: Stresses greater than those listed under Absolute Maximum Ratings cause permanent damage device. This stress rating only functional operation device these other conditions outside those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
Truth table
Data High High DOUT Mode Standby (ISB, ISB1) Output disable (ICC) Read (ICC) Write (ICC)
Key: Don't care, Low, High
2/24/05,
Alliance Semiconductor
AS7C32096A
Recommended operating condition
Parameter Supply voltage Input voltage Ambient operating temperature commercial industrial Symbol VCC(10/12/15/20) VIH** VIL* -0.5 Nominal Unit
-1.0V pulse width less than 5ns. 2.0V pulse width less than 5ns.
operating characteristics (over operating range)1
Parameter Input leakage current Output leakage current Operating power supply current Symbol |ILI| |ILO| Standby power supply current ISB1 Test conditions Max, Max, VOUT= Max, fMax, IOUT Industrial Commercial Unit
Max, VIH, fMax Max, 0.2V, 0.2V 0.2V,
Output voltage
Capacitance 1MHz, NOMINAL)4
Parameter Input capacitance capacitance Symbol CI/O Signals Test conditions VOUT Unit
2/24/05,
Alliance Semiconductor
AS7C32096A
Read cycle (over operating range)2,8
Parameter Read cycle time Address access time Chip enable (CE) access time Output enable (OE) access time Output hold from address change output High output high output High output high Power time Power down time Symbol tACE tCLZ tCHZ tOLZ tOHZ Unit Notes
switching waveforms
Rising input Falling input Undefined/don't care
Read waveform (address controlled)2,5,6,8
Address DOUT Data valid
Read waveform (CE, controlled)2,5,7,8
tRC1 tOLZ tACE DOUT tCLZ Supply current Data valid tOHZ tCHZ
2/24/05,
Alliance Semiconductor
AS7C32096A
Write cycle (over operating range)9
Parameter Write cycle time Chip enable (CE) write Address setup write Address setup time Write pulse width high) Write pulse width Address hold from write Write recovery time Data valid write Data hold time Write enable output high Output active from write Symbol tWP1 tWP2 Unit Notes
Write waveform controlled)9
Address DOUT Data valid
2/24/05,
Alliance Semiconductor
AS7C32096A
Write waveform controlled)9
Address DOUT Data valid
test conditions
Output load: Figure Input pulse level: 3.0V. Figures Input rise fall times: Figure Input output timing reference levels: 1.5V.
+3.0V DOUT DOUT +3.3V Figure Input pulse Thevenin equivalent: +1.728V
Figure 3.3V Output load
Notes
During power-up, pull-up resistor required meet specification. test conditions, Test Conditions. tCLZ tCHZ specified with Figure Transition measured ±500 from steady-state voltage. This parameter guaranteed, tested. HIGH read cycle. read cycle. Address valid prior coincident with transition Low. read cycle timings referenced from last valid address first transitioning address. write cycle timings referenced from last valid address first transitioning address. C=30pF, except High parameters, where C=5pF.
2/24/05,
Alliance Semiconductor
AS7C32096A
Package dimensions
44434241403938 34333231 27262524
44-pin TSOP
111213 1819 0-5°
44-pin TSOP Min(mm) Max(mm) 0.05 0.15 0.95 1.05 0.30 0.45 0.21 0.12 18.31 18.52 10.06 10.26 11.68 11.94 0.80 (typical) 0.40 0.60
2/24/05,
Alliance Semiconductor
AS7C32096A
Ordering codes
Package Temperature Commercial TSOP Industrial AS7C32096A-10TC AS7C32096A-10TI AS7C32096A-12TC AS7C32096A-12TI AS7C32096A-15TC AS7C32096A-15TI AS7C32096A-20TC AS7C32096A-20TI
Note: suffix above part number Lead Free Parts. (Ex: AS7C32096A 10TIN)
Part numbering system
AS7C 2096A Package: TSOP Voltage: SRAM Device Access time prefix 3.3V CMOS number Temperature ranges: Commercial, 70°C N=Lead Free Parts Industrial, -40°C 85°C
2/24/05,
Alliance Semiconductor
AS7C32096A
Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, 95054 Tel: 4900 Fax: 4999 www.alsc.com
Copyright Alliance Semiconductor Rights Reserved Preliminary Information Part Number: AS7C32096A Document Version:
Copyright 2003 Alliance Semiconductor Corporation. rights reserved. three-point logo, name Intelliwatt trademarks registered trademarks Alliance. other brand product names trademarks their respective companies. Alliance reserves right make changes this document products time without notice. Alliance assumes responsibility errors that appear this document. data contained herein represents Alliance's best data and/or estimates time issuance. Alliance reserves right change correct this data time, without notice. product described herein under development, significant changes these specifications possible. information this product data sheet intended general descriptive information potential customers users, intended operate provide, guarantee warrantee user customer. Alliance does assume responsibility liability arising application product described herein, disclaims express implied warranties related sale and/or Alliance products including liability warranties related fitness particular purpose, merchantability, infringement intellectual property rights, except express agreed Alliance's Terms Conditions Sale (which available from Alliance). sales Alliance products made exclusively according Alliance's Terms Conditions Sale. purchase products from Alliance does convey license under patent rights, copyrights; mask works rights, trademarks, other intellectual property rights Alliance third parties. Alliance does authorize products critical components life-supporting systems where malfunction failure reasonably expected result significant injury user, inclusion Alliance products such lifesupporting systems implies that manufacturer assumes risk such agrees indemnify Alliance against claims arising from such use.

Other recent searches


TMP80198AT - TMP80198AT   TMP80198AT Datasheet
TMP80199AT - TMP80199AT   TMP80199AT Datasheet
TMP80200AT - TMP80200AT   TMP80200AT Datasheet
TMP80201AT - TMP80201AT   TMP80201AT Datasheet
TMP80202AT - TMP80202AT   TMP80202AT Datasheet
TMP80203AT - TMP80203AT   TMP80203AT Datasheet
TMP80204AT - TMP80204AT   TMP80204AT Datasheet
TMP80205AT - TMP80205AT   TMP80205AT Datasheet
TMP80206AT - TMP80206AT   TMP80206AT Datasheet
TMP80207AT - TMP80207AT   TMP80207AT Datasheet
TMP80208AT - TMP80208AT   TMP80208AT Datasheet
NMA2415-A2S - NMA2415-A2S   NMA2415-A2S Datasheet
MAX4747 - MAX4747   MAX4747 Datasheet
MAX4750 - MAX4750   MAX4750 Datasheet
MAX4748 - MAX4748   MAX4748 Datasheet
MAX4749 - MAX4749   MAX4749 Datasheet
EM73866 - EM73866   EM73866 Datasheet
DDXi-2161 - DDXi-2161   DDXi-2161 Datasheet
DDXi-2101 - DDXi-2101   DDXi-2101 Datasheet
DDXi-2161 - DDXi-2161   DDXi-2161 Datasheet
DDXi-2101 - DDXi-2101   DDXi-2101 Datasheet
AK6516C - AK6516C   AK6516C Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive