SKEW CLOCK DRIVER/BUFFER DESKTOP WITH FOUR DIMMS output buffer/dr
|
|
|
Top Searches for this datasheet
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
SKEW CLOCK DRIVER/BUFFER DESKTOP WITH FOUR DIMMS
output buffer/driver Tri-state testing programming capability Power Supply Voltage 3.3V skew output (<250 Multiple noise reduction 48-pin SSOP package
QS5818
DESCRIPTION:
QS5818 high speed, noise 1-18 non-inverting buffer designed SDRAM clock buffer applications. outputs outputs used drive four SDRAM DIMMs, remaining used external feedback PLL. QS5818 also includes interface, which enable disable each output clock driver. Turning unused outputs reduces Electro Magnetic Interference (EMI).
FUNCTIONAL BLOCK DIAGRAM
F_IN DING
1999 Integrated Device Technology, Inc.
APRIL 2000
DSC-5473/-
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
CONFIGURATION
ABSOLUTE MAXIMUM RATING
Symbol Description Supply Voltage Ground Output Voltage VOUT Output Voltage Input Diode Current with Maximum Power Dissipation 85°C TSTG Storage Temperature
Unit
Max. 4.6V 4.6V
SDRAM SDRAM SDRAM SDRAM BUF_IN SDRAM SDRAM SDRAM SDRAM SDRAM16 SDATA
SDRAM SDRAM SDRAM SDRAM SDRAM SDRAM SDRAM SDRAM SDRAM GNDI2 SCLK
TSTG
NOTE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
SSOP VIEW
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
DESCRIPTION
Name SDRAM (0:3) SDRAM (4:7) SDRAM (8:11) SDRAM (12:15) SDRAM (16:17) BUF_IN SDATA SCLK GNDI2C VDDI2C Pins internally connected. SDRAM Byte Clock Outputs. SDRAM Byte Clock Outputs. SDRAM Byte Clock Outputs. SDRAM Byte Clock Outputs. SDRAM Clock Outputs useable feedback. Input Buffers. Tri-State Output Enable. Includes internal pull VDD. When asserted LOW, clock outputs high impedance. Data Pin. Includes internal pull VDD. Clock Pin. Includes internal pull VDD. 3.3V power supply output buffers. Ground output buffers. Ground circuitry. 3.3V Power Supply circuitry. Description
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Operating Condition: 40°C +85°C Symbol Parameter Input HIGH Voltage Level Input Voltage Level Input High Input Current Input Current Test Conditions Inputs inputs except inputs Inputs (SDATA SCLK) BUF_IN SDATA, SCLK 0pF; fIN@66.66MHz(1) 0pF; Supply Current fIN@100MHz(1) 30pF; fIN@66.66MHz(1) 30pF; fIN@100MHz(1) BUF_IN VDD, other inputs VOLI2C Output High Voltage Output Voltage Output Voltage SDRAM (0:17) -36mA SDRAM (0:17) 25mA SDATA IOLI2C Min. Typ.(1) Max. Unit
NOTE: Typical values 3.3V, +25°C ambient.
OPERATING CHARACTERISTICS 25oC
Symbol Parameter Power Supply Voltage Operating Temperature Load Capacitance Input Capacitance(1) Min. 3.135 Typ. Max. 3.465 Unit
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter Rise Time(1) Fall Time(1) Duty Cycle(1) Skew (output-output)(1) Propagation Delay Enable Delay Disable Delay
Test Conditions 0.4V 2.4V; 30pF 2.4V 0.4V; 30pF 1.5V; 30pF; with Input Clock 1.5V; 30pF outputs 1.5V 1.5V 1.5V
Min.
Typ.(1)
Max.
Unit
tPHL tPLH tPROP tPROP
NOTE: Guaranteed design, subject 100% production testing.
SERIAL INTERFACE CONTROL
interface permits individual enable/disable each clock output: unused outputs disabled reduce EMI. QS5818 slave receiver device. read back data stored latches verification. data transfer rate supported interface 100K bits/ sec. Data transferred bytes (with addition start, stop, acknowledge bits) sequential order from lowest highest byte with ability stop after complete byte been transferred. first bytes transferred must Command Code followed Byte Count. Both these bytes ignored device. address QS5818 Byte SDRAM Active/Inactive Register Enable, Disable, Outputs held low), Default Enable
Pin# Description SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive)
Address read/write writes 1for reads. During read back, first byte read Byte Count representing number bytes following (fixed
SERIAL CONFIGURATION COMMAND BITMAPS
Byte SDRAM Active/Inactive Register Enable, Disable, Outputs held low), Default Enable
Pin# Description SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive)
Byte SDRAM Active/Inactive Register Enable, Disable, Outputs held low), Default Enable
Pin# Description SDRAM (Active/Inactive) SDRAM (Active/Inactive) Reserved, power Reserved, power Reserved, power Reserved, power Reserved, power Reserved, power
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
TEST CIRCUIT
Pulse Generator
aram eter Tested itch sitio
tPLZ, tPZL Others
Closed Open
30pF
TIMING DIAGRAM ENABLE DISABLE TIMES
ABLE DISABLE 1.5V NTRO INPU
tPZL tPLZ
TPUT ALLY
tPZH
0.5V
0.3V tPHZ 0.3V
TPUT ALLY HIGH
0.5V
PROPAGATION DELAY
INPUT 1.5V
2.4V OUTPUT 0.4V
0.5V
QS5818 SKEW CLOCK DRIVER/BUFFER DESKTOP
ORDERING INFORMATION
Device Type Package Process
Blank
Industrial (-40 oC+85 Package (300 SSOP)
5818
Skew Clock Driver/Buffer
CORPORATE HEADQUARTERS 2975 Stender Santa Clara, 95054
SALES: 800-345-7015 408-727-6116 fax: 408-492-8674 www.idt.com*
search sales office near you, please click sales button found home page dial 800# above press logo registered trademark Integrated Device Technology, Inc.
Other recent searches
PD-95689 - PD-95689 PD-95689 Datasheet
LT-94B73B-PWG - LT-94B73B-PWG LT-94B73B-PWG Datasheet
LT-94B73B-PW-AG - LT-94B73B-PW-AG LT-94B73B-PW-AG Datasheet
HRU0203A - HRU0203A HRU0203A Datasheet
ELCM-1H - ELCM-1H ELCM-1H Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
