| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
SKEW CLOCK DRIVER/ BUFFER MOBILE WITH FOUR SO-DIMMS output buffer
Top Searches for this datasheetQS5810 SKEW CLOCK DRIVER/BUFFER MOBILE SKEW CLOCK DRIVER/ BUFFER MOBILE WITH FOUR SO-DIMMS output buffer/driver Tri-state testing programming capability Power Supply Voltage 3.3V Skew Outputs (<200ps) Multiple noise reduction SSOP package QS5810 DESCRIPTION QS5810 high speed, noise 1-10 non-inverting buffer designed SDRAM clock buffer applications. outputs,8 could used drive four SDRAM SO-DIMMS, remaining used external feedback stage synchronization master clock. QS5810 also includes interface, which enable disable each output clock driver. turning outputs off, will reducing Electro Magnetic Interference (EMI). FUNCTIONAL BLOCK DIAGRAM SDRAM SDRAM SDRAM SDATA DECODING PORT SDRAM SDRAM SDRAM SDRAM BUF_IN SDRAM SDRAM SDRAM SCLK 1999 Integrated Device Technology, Inc. APRIL 2000 DSC-5474/- QS5810 SKEW CLOCK DRIVER/BUFFER MOBILE CONFIGURATION ABSOLUTE MAXIMUM RATINGS(1) Symbol Description Supply Voltage Ground Output Voltage VOUT Output Voltage Input Diode Current with Maximum Power Dissipation 85°C TSTG Storage Temperature Max. 4.6V 4.6V Unit SDRAM SDRAM SDRAM SDRAM BUF_IN SDRAM SDATA SDRAM SDRAM SDRAM SDRAM SDRAM GNDI2 SCLK NOTE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability. SSOP VIEW DESCRIPTION Name SDRAM (0:3) SDRAM (4:7) SDRAM (8:9) BUF_IN SDATA SCLK GNDI2C VDDI2C Description SDRAM Byte Clock Outputs. SDRAM Byte Clock Outputs. SDRAM Byte Clock Outputs. Input Buffers. Data Input. 100k internal pull VDD. Data Input. 100k internal pull VDD. Tri-State Output Enable. When asserted LOW, clock outputs high impedance. 100k internal pull VDD. 3.3V power supply output buffers. Ground output buffers. Ground circuitry. 3.3V Power Supply circuitry. QS5810 SKEW CLOCK DRIVER/BUFFER MOBILE ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition: 40°C +85°C Symbol Parameter Input HIGH Voltage Level Input Voltage Level Input High Current Input Current Test Conditions Inputs inputs except inputs (SDATA SCLK) Inputs (SDATA SCLK) BUF_IN SDATA, SCLK 0pF; Supply Current fIN@66.66MHz(1) fIN@66.66MHz(1) fIN@100MHz(1) 0pF; fIN@100MHz(1) 30pF; 30pF; VOLI2C Output High Voltage Output Voltage Output Voltage Min. Typ.(1) Max. Unit BUF_IN VDD, other inputs SDRAM (0:9) -36mA SDRAM (0:9) 25mA SDATA IOLI2C NOTE: Typical values 3.3V, +25°C ambient. ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Symbol Parameter Rise Time(1) Fall Time(1) Duty Cycle(1) (output-output)(1) Skew Test Conditions 0.4V 2.4V; 30pF 2.4V 0.4V; 30pF 1.5V; 30pF, with Input Clock 1.5V; 30pF outputs 1.5V 1.5V 1.5V Min. Typ.(1) Max. Unit TPHL TPLH TPZL TPZH TPLZ TPHZ Propagation Delay Enable Delay, SDRAM Disable Delay, SDRAM OPERATING CHARACTERISTICS 25oC Symbol Parameter Power Supply Voltage Operating Temperature Load Capacitance Input Capacitance Min. 3.135 Typ. Max. 3.465 Unit QS5810 SKEW CLOCK DRIVER/BUFFER MOBILE SERIAL INTERFACE CONTROL interface permits individual enable/disable each clock output: unused outputs disabled reduce EMI. QS5810 slave receiver device. read back data stored latches verification. data transfer rate supported interface 100k bits/sec. Data transferred bytes (with addition start, stop, acknowledge bits) sequential order from lowest highest byte with ability stop after complete byte been transferred. first bytes transferred must Command Code followed Byte Count. Both these bytes ignored device. address QS5810 Address read/write writes reads. During read back, first byte read Byte Count representing number bytes following (fixed SERIAL CONFIGURATION COMMAND BITMAPS Byte SDRAM Active/Inactive Register Enable, Disable), Default Enable Description Initialize Initialize Initialize Initialize SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) Byte SDRAM Active/Inactive Register Enable, Disable), Default Enable Description SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) SDRAM (Active/Inactive) Initialize Initialize Initialize Initialize Byte SDRAM Active/Inactive Register Enable, Disable), Default Enable Description SDRAM (Active/Inactive) SDRAM (Active/Inactive) Reserved, power Reserved, power Reserved, power Reserved, power Reserved, power Reserved, power QS5810 SKEW CLOCK DRIVER/BUFFER MOBILE TEST CIRCUIT Pulse Generator aram eter Tested itch osition tPLZ, tPZL 30pF Others Closed Open TEST CIRCUIT ENABLE DISABLE TIMES ENABLE CONTROL INPUT tPZL OUTPUT NORMALLY tPZH OUTPUT NORMALLY HIGH 0.5V 0.5V 0.3V tPLZ 1.5V 0.3V PROPAGATION DELAY INPUT 2.4V OUTPUT 0.4V 0.5V 1.5V QS5810 SKEW CLOCK DRIVER/BUFFER MOBILE ORDERING INFORMATION Device Type Package Shrink mall Outline Package (SO28-7) 5810 Skew Clock Driver CORPORATE HEADQUARTERS 2975 Stender Santa Clara, 95054 SALES: 800-345-7015 408-727-6116 fax: 408-492-8674 www.idt.com* search sales office near you, please click sales button found home page dial 800# above press logo registered trademark Integrated Device Technology, Inc. Other recent searchesVXO-1S-DS-6p - VXO-1S-DS-6p VXO-1S-DS-6p Datasheet HP127 - HP127 HP127 Datasheet GLP003 - GLP003 GLP003 Datasheet 1608CGCK - 1608CGCK 1608CGCK Datasheet GBJ2A - GBJ2A GBJ2A Datasheet GBJ2M - GBJ2M GBJ2M Datasheet E56140 - E56140 E56140 Datasheet D10040300G - D10040300G D10040300G Datasheet D10040300GTH - D10040300GTH D10040300GTH Datasheet CPH5502 - CPH5502 CPH5502 Datasheet CPH3116 - CPH3116 CPH3116 Datasheet CPH5502-applied - CPH5502-applied CPH5502-applied Datasheet 2SB1252 - 2SB1252 2SB1252 Datasheet
Privacy Policy | Disclaimer |