October 1987 Revised April 2002 CD4071BC CD4081BC Quad 2-Input Bu
|
|
|
Top Searches for this datasheet
CD4071BC CD4081BC Quad 2-Input Buffered Series Gate Quad 2-Input Buffered Series Gate
October 1987 Revised April 2002
CD4071BC CD4081BC Quad 2-Input Buffered Series Gate Quad 2-Input Buffered Series Gate
CD4071BC CD4081BC quad gates monolithic complementary (CMOS) integrated circuits constructed with P-channel enhancement mode transistors. They have equal source sink current capabilities conform standard series output drive. devices also have buffered outputs which improve transfer characteristics providing very high gain. inputs protected against static discharge with diodes VSS.
Features
power compatibility: driving driving 74LS 5V-10V-15V parametric ratings Symmetrical output characteristics Maximum input leakage over full temperature range
Ordering Code:
Order Number CD4071BCM CD4071BCN CD4081BCM CD4081BCN Package Number M14A N14A M14A N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available Tape Reel. Specify appending suffix letter ordering code.
Connection Diagrams
CD4071B CD4081B
View
View
2002 Fairchild Semiconductor Corporation
DS005977
www.fairchildsemi.com
CD4071BC CD4081BC
Schematic Diagrams CD4071B
device shown
J=A+B Logical HIGH Logical *All inputs protected standard CMOS protection circuit.
CD4081B
device shown
Logical HIGH Logical inputs protected standard CMOS protection circuit.
www.fairchildsemi.com
CD4071BC CD4081BC
Absolute Maximum Ratings(Note
(Note Voltage Power Dissipation (PD) Dual-In-Line Small Outline Range Storage Temperature (TS) Lead Temperature (TL) (Soldering, seconds) 260°C (Note
Recommended Operating Conditions
Operating Range (VDD) Operating Temperature Range (TA) CD4071BC, CD4081BC
-0.5V +0.5V
-55°C +125°C
-0.5 -65°C +150°C
Note "Absolute Maximum Ratings" those values beyond which safety device cannot guaranteed. Except "Operating Temperature Range" they meant imply that devices should operated these limits. table "Electrical Characteristics" provides conditions actual device operation. Note voltages measured with respect unless otherwise specified.
Electrical Characteristics
CD4071BC/CD4081BC Symbol Parameter Quiescent Device Current Level Output Voltage HIGH Level Output Voltage Level Input Voltage HIGH Level Input Voltage Level Output Current (Note HIGH Level Output Current (Note Input Current
Conditions
-55°C 0.25 0.05
+25°C 0.004 0.005 0.006 4.95 9.95 14.95 11.0 0.51 -0.51 -1.3 -3.4 0.88 2.25 -0.88 -2.25 -8.8 -10-5 10-5 -0.1 0.25 0.05 0.05 0.05
+125°C 0.05 0.05 0.05 4.95 9.95 14.95 11.0 0.36 -0.36 -0.9 -2.4 -1.0
Units
|IO| 4.95 |IO| 9.95 14.95
0.05 0.05
0.5V 10V, 1.0V 15V, 1.5V 4.5V 10V, 9.0V 15V, 13.5V 0.4V 10V, 0.5V 15V, 1.5V 4.6V 10V, 9.5V 15V, 13.5V 15V, 15V, 11.0 0.64 -0.64 -1.6 -4.2
-0.1
Note tested output time.
Electrical Characteristics
Symbol tPHL Parameter Propagation Delay Time, HIGH-to-LOW Level tPLH Propagation Delay Time, LOW-to-HIGH Level tTHL, tTLH Transition Time
(Note
Conditions Units
CD4071BC 25°C, Input Typical temperature coefficient 0.3%/°C Average Input Capacitance Power Dissipation Capacity Input Gate
Note Parameters guaranteed correlated testing.
www.fairchildsemi.com
CD4071BC CD4081BC
Electrical Characteristics
Symbol tPHL Parameter Propagation Delay Time, HIGH-to-LOW Level tPLH Propagation Delay Time, LOW-to-HIGH Level tTHL, tTLH Transition Time
(Note
Conditions Units
CD4081BC 25°C, Input Typical temperature coefficient 0.3%/°C Average Input Capacitance Power Dissipation Capacity Input Gate
Note Parameters guaranteed correlated testing.
Typical Performance Characteristics
Typical Transfer Characteristics Typical Transfer Characteristics
Typical Transfer Characteristics
Typical Transfer Characteristics
www.fairchildsemi.com
CD4071BC CD4081BC
Typical Performance Characteristics
(Continued)
www.fairchildsemi.com
CD4071BC CD4081BC
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A
www.fairchildsemi.com
CD4071BC CD4081BC Quad 2-Input Buffered Series Gate Quad 2-Input Buffered Series Gate
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A
Fairchild does assume responsibility circuitry described, circuit patent licenses implied Fairchild reserves right time without notice change said circuitry specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT FAIRCHILD SEMICONDUCTOR CORPORATION. used herein: Life support devices systems devices systems which, intended surgical implant into body, support sustain life, whose failure perform when properly used accordance with instructions provided labeling, reasonably expected result significant injury user. critical component component life support device system whose failure perform reasonably expected cause failure life support device system, affect safety effectiveness. www.fairchildsemi.com
www.fairchildsemi.com
Other recent searches
WIT910 - WIT910 WIT910 Datasheet
UPD720114 - UPD720114 UPD720114 Datasheet
MLS20070 - MLS20070 MLS20070 Datasheet
MLS20070-xxxx-xx - MLS20070-xxxx-xx MLS20070-xxxx-xx Datasheet
IEC61131-2 - IEC61131-2 IEC61131-2 Datasheet
BZX384 - BZX384 BZX384 Datasheet
1757378 - 1757378 1757378 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
