The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Application Brief M-023 This application brief describes interfac


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Interfacing MC68HC11 HCTL-2020
Application Brief M-023
This application brief describes interfaces HCTL-2020 MC68HC. port interface other interface.
Port Interface
connections shown Figure schematic titled "Port Interface". Port used read data pins port used control signals HCTL-2020. clock from 68HCE9 used clock HCTL-2020. this interface assumed that 68HCE9 single chip mode. subroutines read from HCTL-2020 reset HCTL-2020 follow.
;THIS SUBROUTINE USED READ DATA FROM HCTL-2020 ;FOR PORT INTERFACE. ;THE SUBROUTINE RETURNS DATA FROM HCTL-;2020 REGISTER DENOTES ACTIVE SIGNALS. RD2020: PSHA ;SAVE STACK. PSHB LDAA#00 STAA$007 ;PUT PORT INPUT MODE. LDAA#0FA STAA$004 ;SEL LDAA$003 ;HIGH BYTE DATA REG. LDAB#0FB STAB$004 ;SEL LDAB$003 BYTE REG. XGDX ;REGISTER VALUE FROM ;THE HCTL-2020 LDAA#0FF STAA$004 ;SEL PULB ;RESTORE FROM STACK. PULA ;RESTORE FROM STACK.
;THIS SUBROUTINE USED RESET HCTL-2020 ;PORT INTERFACE. RST2020: PSHA LDAA#0EF STAA$004 LDAA#0FF STAA$004 PULA
;RST*LO. ;RST*HI.
RESET XIRQ MODB MODA 68HC11E9 NOTE: 68HC11E9 SINGLE CHIP MODE. REFER 68HC11E9 REFERENCE MANUAL DETAILS.
HCTL-2020 CNTDCDR CNTCAS
Figure Port Interface Schematic.
5563-1
Interface
applications where expanded-mode already being used, convenient interface HCTL-2020. Figure "Bus Interface Control Signals", schematic diagram generate control signals expanded mode. subroutines read reset follow.
;THIS SUBROUTINE READS VALUE FROM HCTL-2020. HIGH ;BYTE DATA RETURNED CORRECT ORDER ;HIGH BYTES. ;THE BYTES MAPPED MEMORY LOCATIONS 0CFFOh ;AND 0CFFh RESPECTIVELY. H2020 $0C000 RD2020: H2020 ;THIS SUBROUTINE USED RESET HCTL-2020. RESET ;SIGNAL MAPPED MEMORY LOCATION 0CFF2h. REST2020 $0CFF2 RST2020: PSHA LDAA REST2020 ;READ LOCATION $CFF2 CAUSE RESET PULA
MC68HC11 74HC373 74HC00 74HC00 74HC30
74HC00 74HC00
74HC20
74HC32
74HC138
NOTE:
SIGNALS ACTIVE LOW.
Figure Interface Control Signals.
5563-2
product information complete list distributors, please site:
www.avagotech.com
Avago, Avago Technologies, logo trademarks Avago Technologies, Limited United States other countries. Data subject change. Copyright 2007 Avago Technologies Limited. rights reserved. 5964-3770E February 2007

Other recent searches


uPD16732A - uPD16732A   uPD16732A Datasheet
uPD16732B - uPD16732B   uPD16732B Datasheet
UNR521xG - UNR521xG   UNR521xG Datasheet
RFP-100200-4Y100-2 - RFP-100200-4Y100-2   RFP-100200-4Y100-2 Datasheet
MXB-0502-13 - MXB-0502-13   MXB-0502-13 Datasheet
MMA2300D - MMA2300D   MMA2300D Datasheet
HA0003E - HA0003E   HA0003E Datasheet
HA0004E - HA0004E   HA0004E Datasheet
HA0084E - HA0084E   HA0084E Datasheet
D8740220GT - D8740220GT   D8740220GT Datasheet
D8740220GTH - D8740220GTH   D8740220GTH Datasheet
744775025A - 744775025A   744775025A Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive