The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Diagram PORT COMPANION CIRCUIT Features channels protec


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



PACVGA201
Diagram
PORT COMPANION CIRCUIT
Features
channels protection port connector pins meeting IEC-61000-4-2 Level-4 requirements (8KV contact discharge) Very loading capacitance from protection diodes VIDEO lines, typical CMOS level-translating buffers with power down mode HSYNC VSYNC lines Three power supplies design flexibility Compact 16-pin QSOP package
16-PIN QSOP PACKAGE
Product Description
PACVGA201 incorporates channels protection signal lines commonly found port. protection implemented with current steering diodes designed safely handle high surge currents encountered with IEC-61000-42 Level-4 Protection (8KV contact discharge). When channel subjected electrostatic discharge, current pulse diverted protection diodes into positive supply rail ground where safely dissipated. Separate positive supply rails provided VIDEO, DDC_OUT SYNC channels facilitate interfacing with voltage video controller provide design flexibility multiple-supply-voltage environments. internal diode (D1, schematic below) provided such that VCC2 derived from VCC3. (VCC2 does require external power supply input.) applications where VCC3 powered down, diode blocks current path from DDC_OUT pins back powered down VCC3 rail upper protection diodes. non-inverting drivers provide buffering HSYNC VSYNC signals from Video Controller (SYNC1, SYNC2). These buffers accept input levels convert them CMOS output levels that swing between Ground VCC3. When PWR_UP input driven SYNC inputs floated without causing SYNC buffers draw current from VCC3 supply. When PWR_UP input SYNC outputs driven LOW.
Schematic Diagram
2000 California Micro Devices Corp. rights reserved. VGA201 trademark California Micro Devices Corp. 4/00
C0651299
Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
ABSOLUTE MAXIMUM RATINGS Parameter VCC1, VCC3 supply voltage Temperature: Storage Operating Ambient Package power dissipation +150 0.75
PACVGA201
Unit
Rating -0.5, +6.0 -0.5, VCC1+0.5 -0.5, VCC2+0.5 -0.5, VCC3+0.5
Symbol ICC3
VCC2
ELECTRICAL OPERATING CHARACTERISTICS (over operating conditions unless specified other wise) Parameter Conditions VCC3 supply current VCC3 SYNC inputs VCC3; PWR_UP VCC3; SYNC outputs unloaded VCC3 SYNC inputs 3.0V; PWR_UP VCC3; SYNC outputs unloaded VCC3 PWR_UP input SYNC outputs unloaded VCC2 open circuit voltage VCC2 voltage internally derived from VCC3 -4mA, VCC3 5.0V 4mA, VCC3 5.0V PWR_UP, VCC3 5.0V Input current inputs HSYNC, VSYNC inputs VCC1 VCC1 VCC3 VCC3
UNIT
VCC3-0.8
Input capacitance EO_1, EO_2, EO_3
tPLH tPHL VESD
Note Note Note
VCC1 2.5V; 1.25V; measured 1MHz SYNC drivers propagation delay SYNC drivers propagation delay SYNC drivers output rise fall times withstand voltage3, VCC1 VCC2 VCC3
These parameters apply only SYNC_IN1, SYNC_IN2 PWR_UP These parameters apply only SYNC_OUT1 SYNC_OUT2. IEC-61000-4-2 International Standard, Level contact discharge method. VCC1, VCC2 VCC3 must bypassed impedance ground plane with 0.2uF greater, inductance, chip ceramic capacitor each supply pin. pulse applied between applicable pins GND. pulse positive negative with respect GND. Applicable pins are: VIDEO_1, VIDEO_2, VIDEO_3, SYNC_OUT1, SD1, SYNC_OUT2, SD2, DDC_OUT1 DDC_OUT2. other pins protected industry standard Human Body model (MIL-STD-883, Method 3015). This parameter guaranteed design characterization.
Note
©2000 California Micro Devices Corp. rights reserved.
Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
4/00
Typical Connection Diagram
PACVGA201
resistor necessary between VCC2 ground protection against stream pulses required while PACVGA201 power-down state. value this resistor should chosen such that extra charge deposited into VCC2 bypass capacitor each pulse will discharged before next pulse occurs. maximum repetition rate specified IEC-61000-4-2 standard pulse second. When PACVGA201 power-up state, internal discharge resistor connected ground switch this purpose. same reason, VCC1 VCC3 also require bypass capacitor discharging resistors ground there other components system provide discharge path ground.
Pins
STANDARD PART ORDE RING INFORMATION Package Ordering Part Number Style Part Marking
QSOP PACVGA201Q
When placing order please specify desired shipping: Tubes Tape Reel.
2000 California Micro Devices Corp. rights reserved. 4/00
Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com

Other recent searches


UBA2024B - UBA2024B   UBA2024B Datasheet
SN74HC4066 - SN74HC4066   SN74HC4066 Datasheet
RHT8764 - RHT8764   RHT8764 Datasheet
M38D59GFHP - M38D59GFHP   M38D59GFHP Datasheet
LY31140 - LY31140   LY31140 Datasheet
LTC1592 - LTC1592   LTC1592 Datasheet
GT60M303 - GT60M303   GT60M303 Datasheet
GS88118 - GS88118   GS88118 Datasheet
36AD - 36AD   36AD Datasheet
GS88118 - GS88118   GS88118 Datasheet
36AT - 36AT   36AT Datasheet
AC220V - AC220V   AC220V Datasheet
BP5047A24 - BP5047A24   BP5047A24 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive