3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU108H) Di
|
|
|
Top Searches for this datasheet
PDU108H
3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU108H)
Digitally programmable delay steps Monotonic delay-versus-address variation Precise stable delays Input outputs fully 10KH-ECL interfaced buffered Fits standard 16-pin socket
data delay devices, inc.
PACKAGES
PDU108H-xx PDU108H-xxM Military
PDU108H-xxC3 PDU108H-xxMC3
FUNCTIONAL DESCRIPTION
PDU108H-series device 3-bit digitally programmable delay line. delay, TDA, from input (IN) output (OUT) depends address code (A2-A0) according following formula: TINC
DESCRIPTIONS
Signal Input Signal Output Address Address Address Output Enable Volts Ground
where address code, TINC incremental delay device, inherent delay device. incremental delay specified dash number device range from 0.5ns through 50ns, inclusively. enable (ENB) held during normal operation. When this signal brought HIGH, forced into state. address latched must remain asserted during normal operation.
SERIES SPECIFICATIONS
Total programmed delay tolerance: 1ns, whichever greater Inherent delay (TD0): 2.8ns typical Setup time propagation delay: Address input setup (TAIS): 3.6ns Disable output delay (TDISO): 1.7ns typical Operating temperature: Temperature coefficient: 100PPM/°C (excludes TD0) Supply voltage VEE: -5VDC Power Dissipation: 290mw typical load) Minimum pulse width: total delay
DASH NUMBER SPECIFICATIONS
Part Number PDU108H-.5 PDU108H-1 PDU108H-2 PDU108H-3 PDU108H-5 PDU108H-10 PDU108H-20 PDU108H-40 PDU108H-50 Incremental Delay Step (ns) 10.0 20.0 40.0 50.0 Total Delay (ns) 14.0 17.5
NOTE: dash number between shown also available.
2001 Data Delay Devices
#97043
10/1/01
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
PDU108H
APPLICATION NOTES
ADDRESS UPDATE
PDU108H memory device. such, special precautions must taken when changing delay address order prevent spurious output signals. timing restrictions shown Figure After last signal edge delayed appeared pin, minimum time, TOAX, required before address lines change. This time given following relation: TOAX i-1) TINC where address codes, respectively. Violation this constraint may, depending history input signal, cause spurious signals appear pin. possibility spurious signals persists until required TOAX elapsed. similar situation occurs when using signal disable output while active. this case, unit must held disabled state until device able "clear" itself. This achieved holding signal high signal time given TDISH TINC Violation this constraint may, depending history input signal, cause spurious signals appear pin. possibility spurious signals persists until required TDISH elapsed.
INPUT RESTRICTIONS
There three types restrictions input pulse width period listed Characteristics table. recommended conditions those which delay tolerance specifications monotonicity guaranteed. suggested conditions those which signals will propagate through unit without significant distortion. absolute conditions those which unit will produce some type output given input. When operating unit between recommended absolute conditions, delays deviate from their values frequency. However, these deviations will remain constant from pulse pulse input pulse width period remain fixed. other words, delay unit exhibits frequency pulse width dependence when operated beyond recommended conditions. Please consult technical staff Data Delay Devices your application specific high-frequency requirements. Please note that increment tolerances listed represent design goal. Although most delay increments will fall within tolerance, they guaranteed throughout address range unit. Monotonicity however, guaranteed over addresses.
A2-A0 TAENS TENIS
TOAX TAIS
PWIN
TDISH
PWOUT
TDISO
Figure Timing Diagram
#97043
10/1/01
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
PDU108H
DEVICE SPECIFICATIONS
TABLE CHARACTERISTICS
PARAMETER Total Programmable Delay Inherent Delay Disable Output Delay Address Enable Setup Time Address Input Setup Time Enable Input Setup Time Output Address Change Disable Hold Time Absolute Input Period Suggested Recommended Absolute Input Pulse Width Suggested Recommended SYMBOL TDISO TAENS TAIS TENIS TOAX TDISH PERIN PERIN PERIN PWIN PWIN PWIN UNITS TINC
Text Text
TABLE ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage Input Voltage Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -7.0 UNITS NOTES
TABLE ELECTRICAL CHARACTERISTICS
75C) PARAMETER High Level Output Voltage Level Output Voltage High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current SYMBOL -0.960 -1.650 -0.980 -1.650 UNITS NOTES MAX,50 MIN,
#97043
10/1/01
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
PDU108H
PACKAGE DIMENSIONS
.400 TYP.
.800 TYP.
.020 .320 TYP. MAX. .150 ±.030
.018 TYP.
.100 TYP. .700 TYP.
.010 TYP. .300 TYP.
PDU108H-xx (Commercial DIP) PDU108H-xxM (Military DIP)
.020 TYP.
.040 TYP.
.010±.002
.710 .590 ±.005 MAX.
.882 ±.005 .007 ±.005
.090 .700 .880±.020
.100
.320 MAX.
.050 ±.010
PDU108H-xxC3 (Commercial SMD) PDU108H-xxMC3 (Military SMD)
#97043
10/1/01
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
PDU108H
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: Supply Voltage (Vcc): -5.0V 0.1V Input Pulse: Standard 10KH levels Source Impedance: Max. Rise/Fall Time: Max. (measured between 80%) Pulse Width: PWIN Total Delay Period: PERIN Total Delay OUTPUT: Load: Cload: Threshold: (VOH VOL) (Rising Falling)
NOTE: above conditions test only restrict operation device.
PULSE GENERATOR TRIG DEVICE UNDER TEST (DUT) TRIG OSCILLOSCOPE
ADDRESS SELECT
Test Setup
PERIN PWIN TRISE INPUT SIGNAL
TFALL
DFALL
DRISE OUTPUT SIGNAL
Timing Diagram Testing
#97043
10/1/01
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
Other recent searches
SC202 - SC202 SC202 Datasheet
LSR37 - LSR37 LSR37 Datasheet
LS273 - LS273 LS273 Datasheet
DTA114Y - DTA114Y DTA114Y Datasheet
DTC114Y - DTC114Y DTC114Y Datasheet
DS1305 - DS1305 DS1305 Datasheet
CY7C9335 - CY7C9335 CY7C9335 Datasheet
BGY580 - BGY580 BGY580 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
