The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

COM/SEG Driver JUN. 2001 Version SUNPLUS TECHNOLOGY reserves


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



SPLC560B1
COM/SEG Driver
JUN. 2001 Version
SUNPLUS TECHNOLOGY reserves right change this documentation without prior notice. believed accurate reliable.
Information provided SUNPLUS TECHNOLOGY responsibility assumed addition, SUNPLUS products
However, SUNPLUS TECHNOLOGY makes warranty errors which appear this document.
Contact SUNPLUS TECHNOLOGY obtain latest version device specifications before placing your order. SUNPLUS TECHNOLOGY infringement patent other rights third parties which result from use. reasonably expected result significant injury user, without express written approval Sunplus.
authorized critical components life support devices/ systems aviation devices/systems, where malfunction failure product
SPLC560B1
Table Contents
PAGE
GENERAL DESCRIPTION FEATURES. BLOCK DIAGRAM 3.1. BLOCK FUNCTIONS 3.2. INPUT/OUTPUT CIRCUITS SIGNAL DESCRIPTIONS. 4.1. CONNECTION FUNCTIONAL DESCRIPTIONS 5.1. FUNCTIONS 5.2. FUNCTION OPERATIONS 5.3. RELATIONSHIP BETWEEN DISPLAY DATA DRIVER OUTPUT PINS 5.4. PRECAUTIONS ELECTRICAL SPECIFICATIONS.17 6.1. ABSOLUTE MAXIMUM RATINGS 6.2. RECOMMENDED OPERATING CONDITIONS 6.3. CHARACTERISTICS 6.4. CHARACTERISTICS 6.5. TIMING CHARACTERISTICS SEGMENT MODE PACKAGE/PAD LOCATIONS 7.1. ASSIGNMENT 7.2. ORDERING INFORMATION 7.3. LOCATIONS DISCLAIMER REVISION HISTORY
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
COM/SEG DRIVER
GENERAL DESCRIPTION
SPLC560B1 160-output segment/common driver suitable driving large/medium scale matrix panels, used personal computers/work-stations. Through (Super Slim TCP) technology, ideal substantially decreasing size frame section module. SPLC560B1 good both segment driver common driver, create power consuming, high-resolution LCD. Segment Mode Shift clock frequency: 14MHz (Max.) (VDD +5.0V±10%) 8.0MHz (Max.) (VDD +2.5V +4.5V) Adopts data system 4-bit/8-bit parallel input modes selectable with mode (MD) Automatic transfer function enable signal Automatic counting function which, chip select mode, causes internal clock stopped automatically
FEATURES
Both Segment Mode Common Mode Number drive outputs: Supply voltage drive: +15V +30V Supply voltage logic system: +2.5V +5.5V power consumption output impedance CMOS silicon gate process (P-type silicon substrate) Package: 188-pin (Tape Carrier Package) bump chip Common Mode Built-in bits bi-directional shift register (divisible into bits Shift clock frequency: 4.0MHz (Max.) (VDD +2.5V +5.5V) Available single mode (160 bits shift register) dual mode bits shift register Y160 Y160 Y80, Y160 Y160 Y81, Single mode Single mode Dual mode Dual mode
counting input data Line latch circuits reset when DISPOFF active
BLOCK DIAGRAM
V12R V43R Y159 Y160 LEVEL SHIFTER BITS 4-LEVEL DRIVER V43L V12L EI01 EI02 ACTIVE CONTROL BITS LEVEL SHIFTER
DISPOFF
BITS LINE LATCH/SHIFT REGISTER
CONTROL LOGIC
8BITS*2 DATA LATCH
DATA LATCH CONTROL
CONVERSION DATA CONTROL
TEST CIRCUIT
TEST1 TEST2
above shift directions pin-selectable Shift register circuit reset function when DISPOFF active
Remark: TCP's external shape customized. order your TCP's external shape, please contact SUNPLUS salesperson.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
3.1. Block Functions 3.1.1. Active control
case segment mode, controls selection non-selection chip. Following signal, after chip select signal Once data input been completed, input, select signal generated internally until bits data have been read select signal cascade connection output, chip non-selected. case common mode, controls input/output data bidirectional pins.
3.1.5. Line latch/shift register
case segment mode, bits which have been read into data latch simultaneously latched falling edge signal, output level shifter block. case common mode, shifts data from data input falling edge signal.
3.1.6. Level shifter
logic voltage signal level-shifted driver voltage level, output driver block.
3.1.2. conversion data control
case segment mode, keep input data which clocks 4-bit parallel mode into latch circuit, keep input data which clock 8-bits parallel mode into latch circuit, after that they internal data bits time.
3.1.7. 4-level driver
Drives driver output pins from line latch/shift register data, selecting levels (V0, V12, V43, based S/C, DISPOFF signals.
3.1.3. Data latch control
case segment mode, selects state data latch which reads data signals. shift direction controlled control logic, every bits data read selection signal shifts based state control circuit.
3.1.8. Control logic
Controls operation each block. case segment mode, when signal been input, blocks reset control logic waits selection signal output from active control block.
3.1.4. Data latch
case segment mode, latches data data bus. latched state each driver output controlled control logic data latch control, bits data read sets bits.
3.2. Input/Output Circuits
Internal Circuit Applicable pins L/R, S/C, DI6-DI0, DISPOFF,
Figure Input Circuit
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
Control Signal
Internal Circuit
Applicable pins DI7,
VSS(0 VSS(0
Figure Input Circuit
Internal Circuit
Applicable pins TEST1, TEST
VSS(0 VSS(0
Figure Input Circuit
Internal Circuit Control Signal
Output Signal Control Signal Applicable pins
Figure Input/Output Circuit
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
Control Signal
Control Signal
Control Signal
Internal Circuit
Control Signal
Applicable pins Y160
Figure Drive Output Circuit
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
SIGNAL DESCRIPTIONS
Mnemonic Y160 V0L, V12L, V12R V43L, V43R V5L, EIO1 EIO2
DISPOFF
Type driver output Power supply driver Power supply driver Power supply driver Power supply driver
Description
Input selecting reading direction display data segment mode/Input selecting shift direction shift register common mode Power supply logic system (+2.5V +5.5V) Segment mode/common mode selection Input/output chip selection segment mode/Shift data input/output shift register common mode Display data input segment mode Display data input segment mode/Dual mode data input common mode Clock input taking display data segment mode Control input output non-select level Latch pulse input display data segment mode/Shift clock input shift register common mode AC-converting signal input driver waveform Mode selection input Ground (0V)
4.1. Connection
Y160 Y159 Y158
CHIP SURFACE
Note: Doesn't prescribe outline.
Sunplus Technology Co., Ltd. Proprietary Confidential
V12L V43L EIO2 DISPOFF EIO1 V43R V12R
JUN. 2001 Version:
SPLC560B1
FUNCTIONAL DESCRIPTIONS
5.1. Functions 5.1.1. Segment mode
Mnemonic V0R, V12R, V12L V43R, V43L V5L, Description Logic system power supply connects +2.5V +5.5V Ground connects Bias Power supply driver voltage Normally, bias voltage used resistor divider. Ensure that voltage such that VSSV5
must connect external power supply, supply regular voltage which
assigned specification each power pin. applications, even though have same voltage level, layout should shorted directly panel. That should have individual path connect-pin. Input pins display data 4-bit parallel input mode, input data into pins, DI0. Connect VDD. 8-bit parallel input mode, input data into pins, DI0. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations. Clock input taking display data Data read falling edge clock pulse. Latch pulse input display data Data latched falling edge clock pulse. Input selecting reading direction display data When level "L", data read sequentially from Y160 When level "H", data read sequentially from Y160. Refer "REALATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations.
DISPOFF
Control input output non-select level input signal level-shifted from logic voltage level drive voltage level, controls drive circuit. When level "L", drive output pins (Y160 level While "L", contents line latch reset, display data read data latch regardless condition DISPOFF When DISPOFF function canceled, driver outputs non-select level (V12 V43), then outputs contents data latch next falling edge that time, DISPOFF removal time does correspond what shown characteristics, cannot output reading data correctly. Table truth values shown "TRUTH TABLE" Function Operations.
Segment mode/common mode selection When level "H", segment mode set. signal input driving waveform input signal level-shifted from logic voltage level drive voltage level, controls drive circuit. Normally, inputs frame inversion signal. driver output pin's output voltage level using line latch output signal signal. Table truth values shown "TRUTH TABLE" Function Operations.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
Mnemonic Mode selection When level "L", 4-bit parallel input mode set. When level "H", 8-bit parallel input mode set. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations. EIO1 EIO2 Input/output pins chip selection When input Level "L", EIO1 output EIO2 input. When input Level "H", EIO1 input EIO2 output. During output, while after bits data have been read, cycle (from falling edge falling edge XCK), after which returns "H". During input, chip selected while after signal input. chip non-selected after bits data have been read. Y160 driver output pins Corresponding directly each shift register, level (V0, V12, V43, selected output. Table truth values shown "TRUTH TABLE" Function Operations. Description
5.1.2. Common mode
Mnemonic V0R, V12R, V12L V43R, V43L V5L, EIO1 Description Logic system power supply connects +2.5V +5.5V. Ground connects Bias Power supply driver voltage Normally, bias voltage used resistor divider. Ensure that voltage such that VSSV5 <V43<V12<V0. must connect external power supply, supply regular voltage, which assigned specification each power pin. Shift clock pulse input bi-directional shift register Data shifted falling edge clock pulse. Shift data input/output bi-directional shift register Output when level "L", input when level "H". When EIO1 used input pin, will pull-down. When EIO1 used output pin, won't pull-down. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations. EIO2 Shift data input/output bi-directional shift register Input when level "L", output when level "H". When EIO2 used input pin, will pull-down. When EIO2 used output pin, won't pull-down. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations. Input selecting shift direction bi-directional shift register Data shifted from Y160 when level "L", data shifted from Y160 when level "H". Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
Mnemonic signal input driving waveform input signal level-shifted from logic voltage level drive voltage level, controls drive circuit. Normally, input frame inversion signal. driver output pin's output voltage level using shift register output signal signal. Table truth values shown "TRUTH TABLE" Functional Operations. Segment mode/common mode selection When level "L", common mode set.
DISPOFF
Description
Control input output non-select level input signal level-shifted from logic voltage level drive voltage level, controls drive circuit. When level "L", drive output pins (Y160 level While "L", contents shift register reset reading data. When DISPOFF function canceled, driver outputs non-select level (V12 V43), shift data reading next falling edge that time, DISPOFF removal time does correspond what shown characteristics, shift data reading correctly. Table truth values shown "TRUTH TABLE" Functional Operations.
Mode selection When level "L", single mode operation selected. When level "H", dual mode operation selected. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations.
Dual mode data input According data shift direction data shift register, data input starting from 81st bit. When chip used dual mode, will pull-down. When chip used single mode, won't pull-down. Refer "RELATIONSHIP BETWEEN DISPLAY DATA DRIVE OUTPUT PINS" Functional Operations.
Y160
used Connect VDD, avoiding floating. used pull-down common mode, connect open. driver output pins Corresponding directly each shift register, level (V0, V12, V43, selected output. Table truth values shown "TRUTH TABLE" Functional Operations.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
5.2. Function Operations 5.2.1. Truth table 5.2.1.1. Segment mode
Latch data DISPOFF Driver output voltage level (Y160
5.2.1.2. Common mode
Latch data DISPOFF
Don't care Note2: "Don't care" should fixed "L", avoiding floating. There kinds power supply (logic level voltage drive voltage) driver. Supply regular voltage which assigned specification each power pin.
Driver output voltage level (Y160
(0V), (+2.5V +5.5V),
Note1:
5.3. Relationship between Display Data Driver Output Pins 5.3.1. Segment mode 5.3.1.1. 4-bit parallel mode
EIO1 EIO2 Data Input Output Input Input Output Clock Y160 Y159 Y158 Y157 Clock Y156 Y155 Y154 Y153 Figure clock Clock Y152 Y151 Y150 Y149 Clock Y149 Y150 Y151 Y152 Clock Y153 Y154 Y155 Y156 Clock Y157 Y158 Y159 Y160
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
5.3.1.2. 8-bit parallel mode
EIO1 EIO2 Data Input Output Input Input Output Clock Y160 Y159 Y158 Y157 Y156 Y155 Y154 Y153 Clock Y152 Y151 Y150 Y149 Y148 Y147 Y146 Y145 Figure clock Clock Y144 Y143 Y142 Y141 Y140 Y139 Y138 Y137 Clock Y137 Y138 Y139 Y140 Y141 Y142 Y143 Y144 Clock Y145 Y146 Y147 Y148 Y149 Y150 Y151 Y152 Clock Y153 Y154 Y155 Y156 Y157 Y158 Y159 Y160
5.3.2. Common mode
(Single) L(shift left) H(shift right) L(shift left) Data transfer direction Y160 Y160 Y160 Y160 EIO1 Output Input Output EIO2 Input Output Input Input
(Dual)
H(shift right)
Input
Output
Input
Note1: (0V), (+2.5V +5.5V), Don't care Note2: "Don't care" should fixed "L", avoiding floating.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
5.3.3. Connection examples plural segment drivers
CASE data Y160 EIO2 EIO1 Y160 EIO2 EIO1 Y160 EIO2 last data EIO1
CASE
data
Sunplus Technology Co., Ltd. Proprietary Confidential
EIO1
EIO2 Y160 EIO1
EIO2 Y160 EIO1
EIO2 Y160 last data
JUN. 2001 Version:
SPLC560B1
5.3.4. Timing characteristics 4-device casecade connection segment drivers
DATA LAST DATA
device
device
device
device
(device (device
(device
(device
n=40 4-bit parallel input mode. n=20 8-bit parallel input mode.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
5.3.5. Connection examples plural common drivers
SINGLE MODE (SHIFTING TOWARD LEFT) first Y160 EIO2 EIO1 Y160 EIO2 EIO1 Y160 EIO2 last EIO1
DISPOFF
DISPOFF
DISPOFF
VSS(VDD)
DISPOFF
SINGLE MODE (SHIFTING TOWARD RIGHT)
DISPOFF
VSS(VDD)
first EIO2 EIO1 Y160 EIO2
DISPOFF
EIO1 Y160 EIO2
DISPOFF
EIO1 Y160 last
DISPOFF
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
5.4. Precautions 5.4.1. Precaution when connecting disconnecting power
This high-voltage driver, permanently damaged high current which flow voltage supplied driver power supply while logic system power supply floating. when connecting logic power supply, logic condition this inside insecurity. Therefore connect driver power supply after resetting logic condition this inside
DISPOFF function.
After that, cancel DISPOFF function
after driver power supply become stable. detail follows: When connecting power supply, connect drive power after connecting logic system power. Furthermore, when disconnecting power, disconnect logic system power after disconnecting driver power. recommend connecting serial resistor (50~100) fuse drive power system current limiter. suitable value resistor consideration display grade. Furthermore, when disconnecting power, drive output pins level DISPOFF function. After that,
disconnect logic system power after disconnecting drive power.
When connecting power supply, follow recommended sequence shown here.
DISPOFF
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
ELECTRICAL SPECIFICATIONS
6.1. Absolute Maximum Ratings
Parameter Supply voltage Symbol Supply voltage Input voltage Storage temperature
Note1: Note2: maximum applicable voltage with respect (0V). Note3: Stresses beyond those given Absolute Maximum Rating table cause operational errors damage device.
Conditions
Applicable Pins V0L,
Ratings -0.3 +6.5 -0.3 -0.3 V0+0.3 -0.3 V0+0.3 -0.3 V0+0.3 -0.3 VDD+0.3 +125
Unit
Referenced (0V)
V12L, V12R V43L, V43R V5L, XCK, L/R, S/C, EIO1, EIO2, DISPOFF TEST1, TEST2
TSTG
normal operational
conditions AC/DC Electrical Characteristics.
6.2. Recommended Operating Conditions
Parameter Supply voltage Supply voltage Operating temperature Symbol TOPR Conditions Referenced (0V) Applicable Pins V0L, Min. +2.5 Typ. Max. +5.5 Unit
Note1: applicable voltage with respect (0V). Note2: Ensure that voltage such that VSSV5V43V12V0
6.3. Characteristics 6.3.1. Segment mode
(VSS +2.5V +5.5V, +15V +30V, +25) Parameter Input voltage Symbol ILIH ILIL ISTB IDD1 IDD2 Conditions -0.4mA +0.4mA |VON| 0.5V +30V +20V Applicable Pins XCK, L/R, S/C, EIO1, EIO2, DISPOFF EIO1, EIO2 XCK, L/R, S/C, EIO1, EIO2, DISPOFF Y160 V0L, Min. 0.8VDD VDD-0.4 Typ. Max. 0.2VDD +0.4 Unit
Output voltage
Input leakage current
Output resistance Stand-by current Supply current (Deselection) Supply current (Selection) Supply current
Note1: +5.0V, +30V, Note2: +5.0V, +30V, fXCK 14.0MHz, No-load, VDD. input data turned over data taking clock (4-bit parallel input mode) Note3: +5.0V, +30V, fXCK 14.0MHz, No-load, VSS. input data turned over data taking clock (4-bit parallel input mode) Note4: +5.0V, +30V, fXCK 14.0MHz, 41.6KHz, 80Hz, No-load. input data turned over data taking clock (4-bit parallel input
mode.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
6.3.2. Common mode
(VSS +2.5V +5.5V, +15V +30V, +25) Parameter Input voltage Symbol ILIH ILIL ISTB Conditions -0.4mA +0.4mA |VON| 0.5V +30V +20V Applicable Pins XCK, L/R, S/C, EIO1, EIO2, DISPOFF EIO1, EIO2 XCK, L/R, S/C, EIO1, EIO2, DISPOFF Y160 XCK, EIO1, EIO2, V0L, Min. 0.8VDD VDD-0.4 Typ. Max. 0.2VDD +0.4 Unit
Output voltage
Input leakage current
Output resistance Input pull-down current Stand-by current Supply current Supply current
Note1: +5.0V, +30V, Note2: +5.0V, +30V, 41.6KHz, 80Hz case 1/320 duty operation, no-load.
6.4. Characteristics 6.4.1. Segment mode
(VSS +4.5V +5.5V, +15V +30V, +25) Parameter Shift clock period Shift clock pulse width Shift clock pulse width Data setup time Data hold time Latch pulse pulse width Shift clock rise latch pulse rise time Shift clock fall latch pulse fall time Latch pulse rise shift clock rise time Latch pulse fall shift clock fall time Input signal rise time Input signal fall time Enable setup time
DISPOFF removal time DISPOFF pulse width
Symbol TWCK TWCKH TWCKL TWLPH TWDL TPD1, TPD2 TPD3
Conditions TF10ns 15pF 15pF 15pF
Min.
Typ.
Max.
Unit
Output delay time Output delay time Output delay time
Note1: Take cascade connection into consideration.
Note2: (TWCK TWCKH TWCKL) maximum case high speed operation.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
6.4.2. Segment mode
(VSS +2.5V +4.5V, +15V +30V, +25) Parameter Shift clock period Shift clock pulse width Shift clock pulse width Data setup time Data hold time Latch pulse pulse width Shift clock rise latch pulse rise time Shift clock fall latch pulse fall time Latch pulse rise shift clock rise time Latch pulse fall shift clock fall time Input signal rise time Input signal fall time Enable setup time
DISPOFF removal time DISPOFF pulse width
Symbol TWCK TWCKH TWCKL TWLPH TWDL TPD1, TPD2 TPD3
Conditions TF11ns 15pF 15pF 15pF
Min.
Typ.
Max.
Unit
Output delay time Output delay time Output delay time
Note1: Take cascade connection into consideration.
Note2: (TWCK TWCKH TWCKL) maximum case high speed operation.
6.5. Timing Characteristics Segment Mode
TWLPH
TWCKH
TWCKL
TWCK DATA
LAST DATA
TWDL
DISPOFF
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
*n=40 4-bit parallel input mode. n=20 8-bit parallel input mode.
TPD1 TPD2
DISPOFF
TPD3 Y160
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
6.5.1. Common mode
(VSS +2.5V +5.5V, +15V +30V, +25)
Parameter Symbol Conditions Min. Typ. Max. Unit
Shift clock period Shift pulse width Data setup time Data hold time Input signal rise time Input signal fall time
DISPOFF removal time DISPOFF pulse width
TWLP TWLPH TWDL TPD1, TPD2 TPD3
TF20ns +5.0V±10% +2.5V +4.5V 15pF 15pF 15pF
Output delay time Output delay time Output delay time
6.5.2. Timing characteristics common mode
TWLP
TWLPH
EIO2 (DI7) EIO1 TWDL
DISPOFF
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
TPD1 TPD2
DISPOFF
TPD3 Y160 [L/R "L"]
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
PACKAGE/PAD LOCATIONS
7.1. Assignment
DISPOFF
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
TEST2
TEST1
EIO1
EIO2
V43R V43R V12R V12R
V43L V43L V12L V12L Y160 Y159 Y158 Y157 Y156 Y155 Y154
(0,0)
Item
Size
Chip size pitch
10750 82.4 (Typ.)
1730
168; Bumped size 168; Bumped height
Note1: Chip size included scribe line. Note2: ensure that functions properly, please bond pins. Note3: 0.1µF capacitor between should placed close possible.
7.2. Ordering Information
Product Number Package Type
SPLC560B1-C SPLC560B1-P*
Chip form Package form
Note: *The TCP's external shape customized. order your TCP's external shape, please contact SUNPLUS salesperson.
Sunplus Technology Co., Ltd. Proprietary Confidential
Y146 Y147 Y148 Y149 Y150 Y151 Y152 Y153
Unit
JUN. 2001 Version:
SPLC560B1
7.3. Locations
Name Name
-5237 -5237 -5237 -5237 -5237 -5237 -5237 -5081 -5008 -4936 -4865 -4795 -4725 -4655 -4585 -4515 -4445 -4375 -4305 -4235 -4165 -4095 -4025 -3955 -3885 -3815 -3745 -3675 -3605 -3535 -3465 -3395 -3325 -3255 -3185 -3115 -3045 -2975 -2905 -2835 -2765 -2695 -2625 -2555
-171 -253 -335 -418 -500 -583 -665 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792
-2485 -2415 -2345 -2275 -2205 -2135 -2065 -1995 -1925 -1855 -1785 -1715 -1645 -1575 -1505 -1435 -2695 -2625 -2555 -2485 -2415 -2345 -2275 -2205 -2135 -2065 -1995 -1925 -1855 -1785 -1715 -1645 -1575 -1505 -1435 -1365 -1295 -1225 -1155 -1085 -1015 -945 -875 -805
-792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 JUN. 2001 Version:
Sunplus Technology Co., Ltd. Proprietary Confidential
SPLC560B1
Name Name
Y100
-735 -665 -595 -525 -455 -385 -315 -245 -175 -105 1015 1085 1155 1225 1295 1015 1085 1155 1225 1295 1365
-792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792
Y101 Y102 Y103 Y104 Y105 Y106 Y107 Y108 Y109 Y110 Y111 Y112 Y113 Y114 Y115 Y116 Y117 Y118 Y119 Y120 Y121 Y122 Y123 Y124 Y125 Y126 Y127 Y128 Y129 Y130 Y131 Y132 Y133 Y134 Y135 Y136 Y137 Y138 Y139 Y140 Y141 Y142 Y143 Y144 Y145
1435 1505 1575 1645 1715 1785 1855 1925 1995 2065 2135 2205 2275 2345 2415 2485 2555 2625 2695 2765 2835 2905 2975 3045 3115 3185 3255 3325 3395 3465 3535 3605 3675 3745 3815 3885 3955 4025 4095 4165 4235 4305 4375 4445 4515
-792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 -792 JUN. 2001 Version:
Sunplus Technology Co., Ltd. Proprietary Confidential
SPLC560B1
Name Name
Y146 Y147 Y148 Y149 Y150 Y151 Y152 Y153 Y154 Y155 Y156 Y157 Y158 Y159 Y160 DUMMY DUMMY EIO2 DUMMY DUMMY
4585 4655 4725 4795 4865 4936 5008 5081 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 5237 4875 4625 4375 4125 3875 3625 3375 3125 2875 2625 2375 2125 1875
-792 -792 -792 -792 -792 -792 -792 -792 -666 -584 -501 -419 -336 -254 -172
DUMMY DUMMY DUMMY DUMMY DUMMY DUMMY
DISPOFF
1625 1375 1125 -125 -374 -625 -875 -1125 -1375 -1625 -1875 -2125 -2375 -2625 -2875 -3125 -3375 -3625 -3875 -4125 -4375 -4625 -4875 -5237 -5237 -5237 -5237 -5237 -5237 -5237 -5237
DUMMY DUMMY DUMMY EIO1 DUMMY DUMMY TEST1 TEST2
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
DISCLAIMER
information appearing this publication believed accurate. Integrated circuits sold Sunplus Technology covered warranty patent indemnification provisions stipulated terms sale only. SUNPLUS makes warranty, express, statutory implied description regarding information this publication regarding freedom described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES WARRANTY MERCHANTABILITY FITNESS PURPOSE. SUNPLUS reserves right halt production alter specifications prices time without notice. Accordingly, reader cautioned verify that data sheets other information this Products described herein intended normal commercial applications. publication current before placing orders.
Applications involving unusual environmental reliability requirements, e.g. military equipment medical life support equipment, specifically recommended without additional processing SUNPLUS such applications. Please note that application circuits illustrated this document reference purposes only.
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:
SPLC560B1
REVISION HISTORY
Date Revision Description Page
MAR. 2001 JUN. 2001
Original Delete "7.2 Align Coordinate" "7.2 Ordering Information" Rename "7.3 Configuration" "7.3 Assignment" Modify "7.3 Assignment" Rename "7.3 Center Coordinates" "7.3 Locations" Renew document format
Sunplus Technology Co., Ltd. Proprietary Confidential
JUN. 2001 Version:

Other recent searches


UT63M1XX - UT63M1XX   UT63M1XX Datasheet
TPS61030 - TPS61030   TPS61030 Datasheet
TPS61031 - TPS61031   TPS61031 Datasheet
TPS61032 - TPS61032   TPS61032 Datasheet
SN74ACT7203L - SN74ACT7203L   SN74ACT7203L Datasheet
SN74ACT7204L - SN74ACT7204L   SN74ACT7204L Datasheet
SN74ACT7205L - SN74ACT7205L   SN74ACT7205L Datasheet
SN74ACT7206L - SN74ACT7206L   SN74ACT7206L Datasheet
RT9173D - RT9173D   RT9173D Datasheet
MPX5700 - MPX5700   MPX5700 Datasheet
74LVQ08 - 74LVQ08   74LVQ08 Datasheet
1SS361FV - 1SS361FV   1SS361FV Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive