MK2722 cost, jitter, high performance clock synthesizer designed Sigma
|
|
|
Top Searches for this datasheet
MK2722 Sigma Designs Clock Source
MK2722 cost, jitter, high performance clock synthesizer designed Sigma Designs' MPEG decoder systems. Using analog Phase-Locked Loop (PLL) techniques, device accepts crystal clock input produce multiple output clocks. power down turns device, drawing less than offers wide variety clock synthesizers desktop portable computers, multimedia systems. Consult eliminate crystals oscillators from your board.
Packaged narrow (150 mil) SOIC Uses crystal clock input Zero synthesis error clocks (audio clocks exactly track video clock) Audio clock supports 44.1, 48kHz sampling rates 256X 384X Power down turns chip jitter Total four output clocks output drive capability levels 5V±10% supply voltage (contact 3.3V operation) Advanced, power, sub-micron CMOS process
Block Diagram
AS1:0 Clock Synthesis Control Circuitry
Output Buffer Output Buffer Output Buffer
ACLK
BS1:0
BCLK
BCLK/2
crystal clock Crystal Oscillator
Output Buffer
27.0000
2722
Revision 020802
Integrated Circuit Systems, Inc. Race Street Jose 95126 (408)295 9800tel www.icst.com
MK2722 Sigma Designs Clock Source
Assignment
ACLK Decoding Table (MHz) ACLK 12.288 18.432 16.9344 11.2896 12.288 8.192
ACLK
BCLK/2 BCLK
BCLK Decoding Table (MHz) BCLK 40.5 28.6364 BCLK/2 20.25 14.3182
narrow (150 mil) SOIC
Descriptions
Number Name ACLK BCLK BCLK/2 Type Description Connect +5V. Crystal connection. Connect crystal. Leave unconnected clock input. Crystal connection. Connect crystal clock. Connect +5V. Connect ground. Select BCLK. Determines BCLK outputs table above. Internal pull-up. Audio Clock output. Determined status AS1, table above. Select ACLK. Determines ACLK output table above. BCLK output. Determined status BS1, table above. BCLK divided output. Determined status BS1, table above. Connect ground. Select ACLK. Determines ACLK output table above. Internal pull-up. Connect +5V. 27.0000 buffered crystal clock output. Power Down. Active low. Clocks stop low. Internal pull-up. Select BCLK. Determines BCLK outputs table above. Internal pull-up.
Key: Input, Tri-level input, output, power supply connection
2722
Revision 020802
Integrated Circuit Systems, Inc. Race Street Jose 95126 (408)295 9800tel www.icst.com
MK2722 Sigma Designs Clock Source
Electrical Specifications
Parameter Conditions Minimum ABSOLUTE MAXIMUM RATINGS (Note Supply voltage, Referenced Inputs Clock Outputs Referenced -0.5 Ambient Operating Temperature Soldering Temperature seconds Storage temperature CHARACTERISTICS (VDD unless noted) Operating Voltage, Input High Voltage, Input Voltage, Output High Voltage, IOH=-4mA VDD-0.4 Output Voltage, IOL=25mA Operating Supply Current, IDD, 5.0V Load Power Down Supply Current, IDDPD, Load, note Short Circuit Current Each output Input Capacitance chip pull-up resistor Pins CHARACTERISTICS (VDD unless noted) Input Frequency Input Crystal Accuracy Frequency Error, clocks Output Clock Rise Time 2.0V Output Clock Fall Time 0.8V Output Clock Duty Cycle 1.4V Maximum Absolute Jitter, short term Typical
Maximum
Units
VDD+0.5 27.000
Notes: Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage device. Prolonged exposure levels above operating limits below Absolute Maximums affect device reliability. With AS1=AS0=BS1=BS0=VDD
External Components
MK2722 requires minimum number external components proper operation. Decoupling capacitors 0.1µF should connected between (pins 11), close MK2722 possible. series termination resistor used each clock output. clock input used, fundamental mode crystal must connected close chip possible. Crystal capacitors should connected from pins ground ground. value these crystal capacitors should 12)*2, where crystal load capacitance crystal with 16pF load capacitance, crystal capacitors should each.
2722
Revision 020802
Integrated Circuit Systems, Inc. Race Street Jose 95126 (408)295 9800tel www.icst.com
MK2722 Sigma Designs Clock Source
Package Outline Package Dimensions SOIC narrow
Inches Symbol 0.055 0.070 0.013 0.019 0.007 0.010 0.385 0.400 0.150 0.160 0.225 0.245 .050 0.016 0.004 0.01 Millimeters 1.397 1.778 0.330 0.483 0.191 0.254 9.779 10.160 3.810 4.064 5.715 6.223 1.27 0.406 0.102 0.254
Ordering Information
Part/Order Number MK2722-01S MK2722-01STR Marking MK2722-01S MK2722-01S Shipping packaging tubes tape reel Package SOIC SOIC Temperature 0-70°C 0-70°C
While information presented herein been checked both accuracy reliability, assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial applications. other applications such those requiring extended temperature range, high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments.
2722
Revision 020802
Integrated Circuit Systems, Inc. Race Street Jose 95126 (408)295 9800tel www.icst.com
Other recent searches
Z0149 - Z0149 Z0149 Datasheet
V62C1162048L - V62C1162048L V62C1162048L Datasheet
STTA112U - STTA112U STTA112U Datasheet
PC-02-054 - PC-02-054 PC-02-054 Datasheet
FSLF-080HL - FSLF-080HL FSLF-080HL Datasheet
CHA3023 - CHA3023 CHA3023 Datasheet
2SC3988 - 2SC3988 2SC3988 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
