DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR differential 3.3V

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR differential 3.3V

Datasheet Thumbnail

Top Searches for this datasheet

ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
differential 3.3V LVDS output pair designed meet exceed requirements ANSI TIA/EIA-644 differential feedback output pair Differential CLK, nCLK input pair CLK, nCLK pair accept following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL Output frequency range: 31.25MHz 700MHz Input frequency range: 31.25MHz 700MHz range: 250MHz 700MHz External feedback "zero delay" clock regeneration with configurable frequencies. Programmable dividers allow following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, Cycle-to-cycle jitter: 25ps (maximum) Static phase offset: 50ps 150ps 3.3V supply voltage 70°C ambient operating temperature Industrial temperature information available upon request
GENERAL DESCRIPTION
ICS8745-21 highly versatile LVDS clock generator member HiPerClockSHiPerClockSfamily High Performance Clock Solutions from ICS. ICS8745-21 fully integrated configured zero delay buffer, multiplier divider, output frequency range 31.25MHz 700MHz. Reference Divider, Feedback Divider Output Divider each programmable, thereby allowing following outputto-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. external feedback allows device achieve "zero delay" between input clock output clocks. PLL_SEL used bypass system test debug purposes. bypass mode, reference clock routed around into internal output dividers.
BLOCK DIAGRAM
PLL_SEL
÷16, ÷32,
ASSIGNMENT
nQFB nCLK nFB_IN FB_IN SEL2 VDDO nQFB SEL1 SEL0 PLL_SEL VDDA SEL3 VDDO
nCLK
8:1, 4:1, 2:1, 1:1, 1:2, 1:4,
FB_IN nFB_IN
ICS8745-21
20-Lead, 300-MIL SOIC 7.5mm 12.8mm 2.3mm body package Package View
SEL0 SEL1 SEL2 SEL3
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Type Description Inver ting differential clock input. Feedback input phase detector regenerating clocks with "zero delay".
TABLE DESCRIPTIONS
Number Name nCLK nFB_IN FB_IN SEL2 VDDO nQFB, SEL3 VDDA PLL_SEL SEL0 SEL1 Input Input Input Input Input Input Power Output Power Output Input Power Input Power Input Input Pullup Pulldown Non-inver ting differential clock input. Pullup Pullup Pulldown Master reset. Resets output divider. LVCMOS interface levels. Pulldown Feedback input phase detector regenerating clocks with "zero delay". Pulldown Determines output divider values Table LVCMOS interface levels. Output supply pins. Connect 3.3V. Differential feedback outputs. LVDS interface levels. Power supply ground. Connect ground. Differential clock outputs. LVDS interface levels. Pulldown Determines output divider values Table LVCMOS interface levels. Analog supply pin. Connect 3.3V. Selects between reference clock input dividers. When HIGH, selects PLL. When LOW, selects reference clock. LVCMOS interface levels. Positive supply pin. Connect 3.3V.
Pulldown Determines output divider values Table LVCMOS interface levels. Pulldown Determines output divider values Table LVCMOS interface levels.
NOTE: Pullup Pulldown refers internal input resistors. Table Characteristics, typical values.
TABLE CHARACTERISTICS
Symbol RPULLUP RPULLDOWN Parameter Input Capacitance Input Pullup Resistor Input Pulldown Resistor Test Conditions Minimum Typical Maximum Units
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Outputs PLL_SEL Enable Mode
TABLE CONTROL INPUT FUNCTION TABLE
Inputs SEL3 SEL2 SEL1 SEL0 Reference Frequency Range (MHz)* 62.5 31.25 87.5 62.5 -700 62.5 31.25 87.5 62.5 31.25 87.5 31.25 87.5
*NOTE: frequency range configurations above 700MHz.
TABLE BYPASS FUNCTION TABLE
Inputs SEL3
8745AM-21
SEL2
SEL1
SEL0
Outputs PLL_SEL Bypass Mode
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
4.6V -0.5V -0.5V VDDO 0.5V 47.9°C/W lfpm) -65°C 150°C
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDDx Inputs, Outputs, Package Thermal Impedance, Storage Temperature, TSTG
Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
TABLE POWER SUPPLY CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol VDDA VDDO IDDA Parameter Positive Supply Voltage Analog Supply Voltage Output Supply Voltage Positive Supply Current Analog Supply Current Test Conditions Minimum 3.135 3.135 3.135 Typical Maximum 3.465 3.465 3.465 Units
TABLE LVCMOS/LVTTL CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol Parameter Input High Voltage Input Voltage Input High Current SEL0, SEL1, SEL2, SEL3 PLL_SEL SEL0, SEL1, SEL2, SEL3 Input Current PLL_SEL *NOTE: VDDx denotes VDD, VDDA, VDDO. *VDDx 3.465V, -150 *VDDx 3.465V *VDDx 3.465V *VDDx 3.465V, Test Conditions Minimum -0.3 Typical Maximum Units
TABLE DIFFERENTIAL CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol Parameter VCMR Input High Current Input Current CLK, FB_IN nCLK, nFB_IN CLK, FB_IN nCLK, nFB_IN Test Conditions *VDDx 3.465V *VDDx 3.465V *VDDx 3.465V, *VDDx 3.465V, -150 0.15 0.85 Minimum Typical Maximum Units
Peak-to-Peak Input Voltage Common Mode Input Voltage; NOTE
NOTE Common mode voltage defined VIH. NOTE single ended applications, maximum input voltage CLK, nCLK 0.3V. *NOTE: VDDx denotes VDD, VDDA, VDDO.
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Test Conditions Minimum 1.125 Typical 1.25 -3.5 VDD, VOUT 3.465V, -3.5 1.34 1.06 Maximum 1.375 Units
TABLE LVDS CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol IOSD IOFF Parameter Differential Output Voltage Magnitude Change Offset Voltage Magnitude Change Differential Output Shor Circuit Current Output Shor Circuit Current Power Leakage Output Voltage High Output Voltage
TABLE INPUT FREQUENCY CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol Parameter Input Frequency CLK, nCLK Test Conditions PLL_SEL PLL_SEL Minimum 31.25 Typical Maximum Units
TABLE CHARACTERISTICS, VDDA VDDO 3.3V±5%, 70°C
Symbol fMAX Parameter Maximum Output Frequency Propagation Delay; NOTE Output Skew; NOTE Static Phase Offset; NOTE Cycle-to-Cycle Jitter NOTE Phase Jitter NOTE Output Pulse Width Lock Time Output Rise Time 50MHz tcycle/2 tcycle/2 PLL_SEL 700MHz PLL_SEL PLL_SEL 3.3V Test Conditions Minimum Typical Maximum -100 tcycle/2 Units
jit(cc) jit()
Output Fall Time 50MHz parameters measured fMAX unless noted otherwise. outputs terminated with VDDO/2. NOTE Measured from differential input crossing point differential output crossing point. NOTE Defined time difference between input reference clock averaged feedback input signal across conditions, when locked input reference frequency stable. NOTE Phase jitter dependent input source used. NOTE Defined skew between outputs same supply voltage with equal load conditions. Measured output differential cross points. NOTE This parameter defined accordance with JEDEC Standard NOTE Characterized frequency 622MHz.
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
PARAMETER MEASUREMENT INFORMATION
SCOPE LVDS
3.3V±5% POWER SUPPLY
Float
FIGURE 3.3V OUTPUT LOAD TEST CIRCUIT
VDDO
nCLK
Cross Points
FIGURE DIFFERENTIAL INPUT LEVEL
SWING
Clock Inputs Outputs
FIGURE INPUT
OUTPUT RISE
FALL TIME
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
nCLK
nQFB
FIGURE PROPAGATION DELAY
nCLK
Vref
FB_IN nFB_IN
Vref
mean Static Phase Offset
mean Phase Jitter
(where random sample, mean average sampled cycles measured controlled edges)
FIGURE PHASE JITTER
nQFB
Pulse Width
PERIOD
FIGURE tPERIOD
8745AM-21
STATIC PHASE OFFSET
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
nQFB
tcycle
jit(cc) tcycle -tcycle
1000 Cycles
FIGURE Cycle-to-Cycle Jitter
tsk(o)
FIGURE OUTPUT SKEW
Input
LVDS
FIGURE DVOS SETUP
8745AM-21
tcycle
VOS/
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Input
LVDS
VOD/
FIGURE DVOD SETUP
Input
LVDS
FIGURE IOSD SETUP
Input
LVDS
FIGURE SETUP
LVDS
IOFF
FIGURE IOFF SETUP
8745AM-21
IOSD
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR APPLICATION INFORMATION
WIRING DIFFERENTIAL INPUT ACCEPT SINGLE ENDED LEVELS
Figure shows differential input wired accept single ended levels. reference voltage V_REF VDD/2 generated bias resistors This bias circuit should located close possible input pin. ratio might need adjusted position V_REF center input voltage swing. example, input clock swing only 2.5V 3.3V, V_REF should 1.25V R2/R1 0.609.
CLK_IN V_REF 0.1uF
FIGURE SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
LAYOUT GUIDELINE
schematic ICS8745-21 layout example shown Figure ICS8745-21 recommended board layout this example shown Figure This layout example used general guideline. layout actual system will depend selected component types, density components, density traces, stacking P.C. board.
3.3V
(155.52 MHz)
nCLK nFB_IN FB_IN SEL2 VDDO nQFB SEL1 SEL0 VDDI PLL_SEL VDDA SEL3 VDDO SEL1 SEL0 PLL_SEL VDDA SEL3 0.1uF 0.01u VDDO
3.3V PECL Driver SEL2 VDDO
8745-21
Space (i.e. intstalled)
(155.52 MHz)
PLL_SEL SEL0 SEL1 SEL2 SEL3
Bypass capacitors located near power pins VDD=3.3V
(U1-7) VDDO
0.1uF
LVDS_input
(U1-11)
0.1uF
VDDO=3.3V
SEL[3:0] 0101, Divide
FIGURE ICS8745-21 LVDS ZERO DELAY BUFFER SCHEMATIC EXAMPLE
8745AM-21
REV. NOVEMBER 2001
following component footprints used this layout example: resistors capacitors size 0603.
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
trace delay might restricted available space board component location. While routing traces, clock signal traces should routed first should locked prior routing other signal traces. differential output traces should have same length. Avoid sharp angles clock trace. Sharp angle turns cause characteristic impedance change transmission lines. Keep clock traces same layer. Whenever possible, avoid placing vias clock traces. Placement vias traces affect trace characteristic impedance hence degrade signal integrity. prevent cross talk, avoid routing other signal traces parallel with clock traces. running parallel traces unavoidable, allow spearation least three trace widths between differential clock trace other signal trace. Make sure other signal traces routed between clock trace pair. matching termination resistors should located close receiver input pins possible.
POWER
GROUNDING
Place decoupling capacitors close possible power pins. space allows, placement decoupling capacitor component side preferred. This reduce unwanted inductance between decoupling capacitor power caused via. Maximize power ground sizes number vias capacitors. This reduce inductance between power ground planes component power ground pins. filter consisting C11, should placed close VDDA possible.
CLOCK TRACES
TERMINATION
Poor signal integrity degrade system performance cause system failure. synchronous high-speed digital systems, clock signal less tolerant poor signal integrity than other signals. ringing rising falling edge excessive ring back cause system failure. shape trace
ICS8745-21
VDDO
VDDA
Traces
FIGURE BOARD LAYOUT ICS8745-21
8745AM-21
REV. NOVEMBER 2001
TABLE JAVS. FLOW TABLE
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 83.2°C/W 46.2°C/W
65.7°C/W 39.7°C/W
57.5°C/W 36.8°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
TRANSISTOR COUNT
transistor count ICS8745-21 3050
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
PACKAGE OUTLINE SUFFIX
TABLE PACKAGE DIMENSIONS
SYMBOL 10.00 0.25 0.40 -0.10 2.05 0.33 0.18 12.60 7.40 1.27 BASIC 10.65 0.75 1.27 Millimeters Minimum 2.65 -2.55 0.51 0.32 13.00 7.60 Maximum
Reference Document: JEDEC Publication MS-013, MO-119
8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
TABLE ORDERING INFORMATION
Part/Order Number ICS8745AM-21 ICS8745AM-21T Marking ICS8745AM-21 ICS8745AM-21 Package Lead SOIC Lead SOIC Tape Reel Count Tube 1000 Temperature 70°C 70°C
While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial applications. other applications such those requiring extended temperature range, high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 8745AM-21
REV. NOVEMBER 2001
ICS8745-21
DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
REVISION HISTORY SHEET Description Change Revised Block Diagram. Added Output Skew 15ps Max. Added Output Skew Diagram. Added note bottom table. Added Note Changed inputs from LVDS interface levels LVCMOS interface levels. Revised VCMR from "VDD 0.5" Minimum "GND 0.5" Minimum Date 10/31/01 11/19/01 11/29/01 11/30/01
Table
Page
8745AM-21
REV. NOVEMBER 2001

DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR differential 3.3V

Top Searches for this datasheet

Other recent searches