SCLS329 MARCH 1996 Members Texas Instruments Widebus Family Opera

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

SCLS329 MARCH 1996 Members Texas Instruments Widebus Family Opera

Datasheet Thumbnail

Top Searches for this datasheet

SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
Members Texas Instruments Widebus Family Operating Range 5.5-V EPIC(Enhanced-Performance Implanted CMOS) Process Distributed Configuration Minimizes High-Speed Switching Noise Flow-Through Architecture Optimizes Layout Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Thin Shrink Small-Outline (DGG) Packages 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings
SN54AHC16373 PACKAGE SN74AHC16373 PACKAGE (TOP VIEW)
description
'AHC16373 16-bit transparent D-type latches with 3-state outputs designed specifically driving highly capacitive relatively low-impedance loads. They particularly suitable implementing buffer registers, ports, bidirectional drivers, working registers. These devices used 8-bit latches 16-bit latch. When latch-enable (LE) input high, outputs follow data inputs. When taken low, outputs latched levels inputs.
buffered output-enable (OE) input used place eight outputs either normal logic state (high logic levels) high-impedance state. high-impedance state, outputs neither load drive lines significantly. high-impedance state increased drive provide capability drive lines without need interface pullup components. does affect internal operations latch. data retained data entered while outputs high-impedance state. SN74AHC16373 available TI's shrink small-outline (DL) thin shrink small-outline (DGG) packages, which provide twice count functionality standard small-outline packages same printed-circuit-board area. SN54AHC16373 characterized operation over full military temperature range -55°C 125°C. SN74AHC16373 characterized operation from -40°C 85°C.
Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this data sheet. EPIC Widebus trademarks Texas Instruments Incorporated.
PRODUCT PREVIEW information concerns products formative design phase development. Characteristic data other specifications design goals. Texas Instruments reserves right change discontinue these products without notice.
Copyright 1996, Texas Instruments Incorporated
POST OFFICE 655303
DALLAS, TEXAS 75265
PRODUCT PREVIEW
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
FUNCTION TABLE (each latch) INPUTS OUTPUT
logic symbol
PRODUCT PREVIEW
This symbol accordance with ANSI/IEEE 91-1984 Publication 617-12.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
logic diagram (positive logic)
Seven Other Channels
Seven Other Channels
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, -0.5 Input voltage range, (see Note -0.5 Output voltage range, (see Note -0.5 Input clamp current, VCC) Output clamp current, VCC) Continuous output current, VCC) Continuous current through each Maximum power dissipation 55°C still air) (see Note package 0.85 package Storage temperature range, Tstg -65°C 150°C
Stresses beyond those listed under "absolute maximum ratings" cause permanent damage device. These stress ratings only, functional operation device these other conditions beyond those indicated under "recommended operating conditions" implied. Exposure absolute-maximum-rated conditions extended periods affect device reliability. NOTES: input output voltage ratings exceeded input output current ratings observed. maximum package power dissipation calculated using junction temperature 150°C board trace length mils.
POST OFFICE 655303
DALLAS, TEXAS 75265
PRODUCT PREVIEW
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
recommended operating conditions (see Note
SN54AHC16373 Supply voltage High-level voltage High input Low-level input voltage Input voltage Output voltage High-level output current High Low-level output current 3.85 1.65 SN74AHC16373 3.85 1.65 UNIT
ns/V
PRODUCT PREVIEW
Dt/Dv
Input transition rise fall rate
Operating free-air temperature NOTE Unused inputs must held high prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS GND, GND, 25°C 2.58 3.94 0.36 0.36 ±0.1 ±0.25 SN54AHC16373 2.48 ±2.5 SN74AHC16373 2.48 0.44 0.44 ±2.5 UNIT
parameter includes input leakage current.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
timing requirements over recommended operating free-air temperature range, (unless otherwise noted) (see Figure
25°C Pulse duration, high Setup time, data before Hold time, data after SN54AHC16373 SN74AHC16373 UNIT
timing requirements over recommended operating free-air temperature range, (unless otherwise noted) (see Figure
25°C Pulse duration, high Setup time, data before Hold time, data after SN54AHC16373 SN74AHC16373 UNIT
PARAMETER tPLH* tPHL* tPLH* tPHL* tPZH* tPZL* tPHZ* tPLZ* tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ
FROM (INPUT)
(OUTPUT)
LOAD CAPACITANCE
25°C 11.4 11.4 11.4 11.4 14.9 14.9 14.5 14.5 14.9 14.9 13.2 13.2
SN54AHC16373 13.5 13.5 13.5 13.5 16.5 16.5
SN74AHC16373 13.5 13.5 13.5 13.5 16.5 16.5
UNIT
products compliant MIL-PRF-38535, this parameter ensured production tested.
POST OFFICE 655303
DALLAS, TEXAS 75265
PRODUCT PREVIEW
switching characteristics over recommended operating (unless otherwise noted) (see Figure
free-air
temperature
range,
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
switching characteristics over recommended operating (unless otherwise noted) (see Figure
PARAMETER tPLH* tPHL* tPLH* tPHL* tPZH* tPZL* tPHZ* tPLZ* tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) (OUTPUT) LOAD CAPACITANCE 25°C 10.1 10.1
free-air
temperature
SN74AHC16373 10.5 10.5 10.5 10.5 11.5 11.5 10.5 10.5
range,
UNIT
SN54AHC16373 10.5 10.5 10.5 10.5 11.5 11.5 10.5 10.5
PRODUCT PREVIEW
products compliant MIL-PRF-38535, this parameter ensured production tested.
output-skew characteristics, (see Note
SN74AHC16373 PARAMETER 25°C UNIT
tsk(o)
Output skew
NOTE Characteristics determined during product characterization ensured design.
noise characteristics, 25°C (see Note
PARAMETER VOL(P) VOL(V) VOH(V) VIH(D) Quiet output, maximum dynamic Quiet output, minimum dynamic Quiet output, minimum dynamic High-level dynamic input voltage SN74AHC16373 -0.8 UNIT
VIL(D) Low-level dynamic input voltage NOTE Characteristics determined during product characterization ensured design surface-mount packages only.
operating characteristics, 25°C
PARAMETER Power dissipation capacitance TEST CONDITIONS load, UNIT
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SCLS329 MARCH 1996
PARAMETER MEASUREMENT INFORMATION
From Output Under Test (see Note Open TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open
LOAD CIRCUIT Timing Input Input VOLTAGE WAVEFORMS PULSE DURATION Output Control (low-level enabling) Output Waveform (see Note Output Waveform (see Note tPZH VOLTAGE WAVEFORMS SETUP HOLD TIMES Data Input
Input tPLH In-Phase Output tPHL Out-of-Phase Output VOLTAGE WAVEFORMS DELAY TIMES tPHL tPLH
tPZL tPLZ tPHZ
VOLTAGE WAVEFORMS ENABLE DISABLE TIMES
NOTES: includes probe capacitance. Waveform output with internal conditions such that output except when disabled output control. Waveform output with internal conditions such that output high except when disabled output control. input pulses supplied generators having following characteristics: MHz, outputs measured time with input transition measurement.
Figure Load Circuit Voltage Waveforms
POST OFFICE 655303
DALLAS, TEXAS 75265
PRODUCT PREVIEW
IMPORTANT NOTICE Texas Instruments (TI) reserves right make changes products discontinue semiconductor product service without notice, advises customers obtain latest version relevant information verify, before placing orders, that information being relied current. warrants performance semiconductor products related software specifications applicable time sale accordance with TI's standard warranty. Testing other quality control techniques utilized extent deems necessary support this warranty. Specific testing parameters each device necessarily performed, except those mandated government requirements. Certain applications using semiconductor products involve potential risks death, personal injury, severe property environmental damage ("Critical Applications"). SEMICONDUCTOR PRODUCTS DESIGNED, INTENDED, AUTHORIZED, WARRANTED SUITABLE LIFE-SUPPORT APPLICATIONS, DEVICES SYSTEMS OTHER CRITICAL APPLICATIONS. Inclusion products such applications understood fully risk customer. products such applications requires written approval appropriate officer. Questions concerning potential risk applications should directed through local sales office. order minimize risks associated with customer's applications, adequate design operating safeguards should provided customer minimize inherent procedural hazards. assumes liability applications assistance, customer product design, software performance, infringement patents services described herein. does warrant represent that license, either express implied, granted under patent right, copyright, mask work right, other intellectual property right covering relating combination, machine, process which such semiconductor products services might used.
Copyright 1996, Texas Instruments Incorporated

SCLS329 MARCH 1996 Members Texas Instruments Widebus Family Opera

Top Searches for this datasheet

Other recent searches